参数资料
型号: LXT6251A
英文描述: ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC
中文描述: 的ATM / SONET的映射器|的CMOS | QFP封装| 208PIN |塑料
文件页数: 30/76页
文件大小: 995K
代理商: LXT6251A
LXT6251A
21 E1 SDH Mapper
30
Datasheet
5.0
Add/Drop Configuration
The LXT6251A can be configured to operate as an Add/Drop multiplexer by setting the OpMode
bit in
GLOB_CONF
Global Configuration (000H)
on page 55
to
1
. This causes a number of
internal configurations to change from the terminal mode:
All Telecom bus data received on the DTBDATA bus is made available to the transmit section
(Pass through mode)
The PTSOH pin controls the transparent pass-through of the higher order path and section data
received on the Telecom Bus.
TADD_CONF
Transmit Add Configuration (003
001H)
on page 56
control the
transparent pass through of each of the 21 TU tributaries accessible by the device.
The Port Mapping function is enabled allowing each tributary mapping/demapping circuit to
operate on any TU time slot within the STM-0 data or the active TUG-3 within STM-1. The
result of this function is that each E1 data port (DTCx/DTDx and MTCx/MTDx pairs) can be
assigned any TU time slot. More information on the Port Mapping function can be found in
Port Mapping Configuration
on page 34
.
The block diagram shown in
Figure 6
highlights the data and timing flow in the Add/Drop
configuration. It is a requirement in the ADM configuration that the DTBYCK and MTBYCK are
the same clock, sourced, for example, from the LXT6051 DTBYCK pin.
5.1
ADM Receive
The receive section of the LXT6251A operates essentially the same in ADM mode as it does in
terminal mode. The key difference is the Port Mapping function mentioned above. Details of the
Port Mapping function can be found in
Port Mapping Configuration
on page 34
. As in terminal
mode, the LXT6251A expects at the Telecom Bus input to receive C-3 or C-4 payload data along
with the Telecom Bus signals DTBJ0J1EN, DTBPAYEN, DTBTUGEN and DTBH4EN timing
signals to synchronize the receive timing generator to the data. From the Telecom bus input out to
the E1 port output, the tributaries behave as in terminal mode; all tributaries are processed and all
alarms are enabled, unless masked by the appropriate IRQ Mask Registers. To minimize
unnecessary alarm information, it is recommended that the alarms from those channels that are
passed through be completely masked unless required for monitoring purposes. The final output of
the receiver will be E1 data.
5.2
ADM Transmit
Most functions of the transmit section operate the same in ADM mode as in Terminal mode. There
are a few important differences however. First, in ADM mode, the timing of the transmitter is
controlled by the receive telecom bus signals DTBJ0J1EN, DTBPAYEN, DTBTUGEN and
DTBH4EN. The transmit telecom bus timing signals MTBJ0J1EN, MTBPAYEN, and MTBH4EN
timing signals become outputs which drive the OHT device (i.e. the receive timing information is
passed through to the transmit side). Second, an Add Enable function is provided in
TADD_CONF
Transmit Add Configuration (003
001H)
on page 56
. These registers control
the source of each TU time slot data output on the MTBDATA bus. The bits in these three registers
control the Add Enable status of each TU time slot. If set to
0
, the time slot data is taken from the
相关PDF资料
PDF描述
LXT903PC LAN Transceiver
LXT905LC Laser Mouse VCSEL Assembly Clip
LXT905LE Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL)
LXT905PC LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC
LXT905PE LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC
相关代理商/技术参数
参数描述
LXT901 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU
LXT901/LXT907 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller
LXT901A 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU
LXT901ALC 制造商:LEVEL ONE 功能描述:
LXT901ALE 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver