- 您现在的位置：买卖IC网 > PDF目录369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封装| 208PIN |塑料 |
| 文件页数： | 36/76页 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
LXT6251A
—
21 E1 SDH Mapper
36
Datasheet
‘
00
’
. This signal need not be present if the multiframe indication exists in
MTBJ0J1EN.
MTBTUGEN
Input used in STM-1 only. A high enables the MTBDATA bus to be driven
with the TUG-3 being output by the device. This signal must also be High
during the VC-4 HPOH byte, regardless of the TUG-3 it is enabling. In
STM-0, this signal should be tied high.
Note:
Note on Telecom Bus Timing Reference: All Telecom Bus timing signals (MTBH4EN,
MTBPAYEN, MTBJ0EN and MTBTUGEN) are sampled on the falling edge of the MTBYCK
clock, and the output data (MTBPAR and MTBDATA) are clocked out of the device on the falling
edge of this clock. See Telecom bus timings in Figure 7 and Figure 8.
6.2.2
Multiplexer Telecom Bus, ADM Mode
In the Add/Drop configuration, the Telecom Bus operates in a co-directional mode, meaning that
both the timing signals and the data are generated by the Mapper. The enable signals are coincident
with the associated data on the bus.
MTBYCK
Input, identical to the Terminal mode
MTBDATA
Output, at a minimum this data bus contains the 7 by TUG-2 (STM-0) or
TUG-3 (STM-1) data. Depending on the pass-though configuration,
MTBDATA could contain SOH, HPOH, and other TUG-3 data (STM-1).
Refer to Table 6.
MTBPAR
Output, active whenever MTBDATA is active.
MTBJ0J1EN
Output, this is directly the DTBJ0J1EN delayed by 3 MTBYCK clock
periods.
MTBPAYEN
Output, this is directly the DTBPAYEN delayed by 3 MTBYCK clock
periods.
MTBH4EN
Output, this is directly the DTBH4EN delayed by 3 MTBYCK clock periods
MTBTUGEN
Not used in ADM mode
Note:
Note on Telecom Bus Timing Reference: All Telecom Bus timing signals (MTBH4EN,
MTBPAYEN, MTBJ0EN and MTBTUGEN) and data (MTBPAR and MTBDATA) are clocked out
of the device on the rising edge of this clock. See Telecom bus timings in Figure 7 and Figure 8.
6.2.3
MTBDATA Output Enable
The configuration bit TBTristate within
“
GLOB_CONF
—
Global Configuration (000H)
”
on
page 55
is used to force the multiplexer telecom bus into tri-state during configuration of the chip.
It exists for those configurations in STM-1 where multiple chips drive the bus. At power up, the bit
defaults to
‘
1
’
disabling the MTBDATA and MTBPAR signals while initial configuration is
performed. After all devices that drive the MTBDATA/MTBPAR bus are configured, each device
can then be enabled by setting the bit to
‘
0
’
. Should a configuration change take place, for example
re-configuring an ADM site, all devices might be set into tri-state during the configuration
operation if no specific care is to be given to the propagation order.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
发布紧急采购，3分钟左右您将得到回复。