- 您现在的位置：买卖IC网 > PDF目录369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封装| 208PIN |塑料 |
| 文件页数： | 40/76页 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
LXT6251A
—
21 E1 SDH Mapper
40
Datasheet
6.3
Serial/Remote Alarm Processing Port
There are six pins on the chip dedicated to remote alarm processing, three for the receive section to
output the alarm data (SAP), and three to input the data into the transmit section (RAP). In a
Terminal configuration, the output SAP pins should be connected to the input RAP pins. In the
ADM configuration, an LXT6251A processes data in one direction only, therefore the SAP port is
used to transfer the REI/RDI and other feedback alarm information between the East traffic and
West traffic mappers. The configurations for connecting the SAP Bus are shown in Figure 11.
The SAP Bus consists of three signals: clock, frame signal, and the alarm data. The following
Alarm data is provided in a framed format on the SAPDATA signal (refer to Figure 4 for V5 bit
assignment):
REI
REI indication (from BIP-2 error), Drives TX V5 REI bit on Tx
RDI-1
Connectivity Defect (UNEQ, TIM), Drives TX V5 RDI bit, K4 ERDI on Tx.
Note the UNEQ alarm is not active in Supervisory Unequipped
configuration
RDI-2
Server Defect (TU-LOP, TU-AIS), Drives TX V5 RDI bit, K4 ERDI on Tx
SF
Signal Fail alarm. A one bit alarm that is active when the receiver detects
either type of RDI alarm, VC-AIS, or H4 Loss of multiframe.
The SF bit is ignored on the Tx RAP bus input. It is provided exclusively for a fast tributary alarm
indication and can be used by using a small external circuit to control VC-12 protection switching.
The frame format for the SAP Bus is shown in
Figure 13
.
Figure 11. ADM STM-1 Telecom Bus Timing w/ PTSOH = 0
STM-1 Receive Telecom Bus Timing - ADM Slave
MTBYCK, DTBYCK
Inputs
DTBJ0J1
Input
DTBPAYEN
Input
DTBTUGEN
Input DTBTUGEN1 from OHT
MF-IND
J1
J0
Every 4
th
Frame
if enabled
MTBJ0J1EN
Output
MTBDATA
Output
PTSOH = 0
PTTUGx = 0
PTTUGA
Input = GND
MTBPAYEN
Output
J1
J0
Every 4
th
Frame
if enabled
PTTUGB
Input: = GND
TU 1:2:1
STM-1 Transmit Telecom Bus Timing
3 t
CYC
PassThrough
Delay
Fixed
Stuff
TUG3 1
DTBDATA
J1
J0
X
X
A2
Fixed
Stuff
VC-4
Fixed
Stuff
VC-4
Fixed
Stuff
TUG3 1
TU 2:7:3 TU 3:7:3
TU 2:2:1 TU 3:2:1
TU 3:1:1 TU 1:2:1
TU 1:3:1
MF-IND
相关PDF资料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
发布紧急采购，3分钟左右您将得到回复。