- 您现在的位置：买卖IC网 > PDF目录369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封装| 208PIN |塑料 |
| 文件页数： | 57/76页 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
21 E1 SDH Mapper
—
LXT6251A
Datasheet
57
8.4.3
TU_TS_CONF
—
TU Time Slot Configuration (161
–
175H)
21 Registers; 161H (Port 1) through 175H (Port 21)
These registers set the TU Time slot for each of the 21 Transmit and Receive I/O ports. The register
should only be used in the Add/Drop configuration.
8.4.4
SIGLA_SET
—
Signal Label Setting (
x
EH)
x
=1
–
15H
This register sets the signal label value in outgoing V5 byte. The register also sets the RFI bit.
8.4.5
J2_MRST
—
J2 Memory Reset (008H)
This register is provided as a protection measure when accessing the J2 memories. During
configuration of a tributary
’
s J2 memory, a global pointer is used to step through the internal
memory locations. This pointer is incremented with each write to the address of the string data.
Writing to this register location resets this pointer to ensure the proper alignment of the
microprocessor and the internal memory. It will take four system clock cycles (6.48MHz/
19.44MHz) for the reset to complete. Under normal use, the 16 reads or writes necessary to access
a J2 word will reset this global pointer back to 0 for the next tributary.
2
Trib3 (3,1)
1 = Add; 0 = Pass through.
R/W
0
1
Trib2 (2,1)
1 = Add; 0 = Pass through.
R/W
0
0
Trib1 (1,1)
1 = Add; 0 = Pass through.
R/W
0
Bit
Name
Description
Type
Default
Bit
Name
Description
Type
Default
7:5
Reserved
Unused
4:0
TimeSlot
Selects which TU Timeslot is associated with Port X. Valid value range is 1
through 21. The default value corresponds to the port number. For
example, register 168h (configuration for port 8) is associated with TU 8 by
default and so its default value will be
‘
01000
’
. Refer to
“
Port Mapping
Configuration
”
for a discussion about these 21 registers and a table of the
default values.
R/W
*
Bit
Name
Label
Type
Default
7:5
Reserved
Unused
4
RFISet
Set the value of V5 RFI bit in V5.
R/W
0
3:1
SigLabelSet
Set the values of the three Signal Label bits in V5. The only valid values that
indicate modes supported by the chip are 000, 001 and 010. Setting the
channel to Unequipped will cause the mapper to generate an unequipped
VC-12 toward the SDH network. The type of unequipped signal is controlled
from the Global Configuration register.
R/W
010
0
Reserved
Unused
相关PDF资料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
发布紧急采购，3分钟左右您将得到回复。