![](http://datasheet.mmic.net.cn/330000/PM4351_datasheet_16444271/PM4351_293.png)
STANDARD PRODUCT
PM4351 COMET
DATA SHEET
PMC-1970624
ISSUE 10
COMBINED E1/T1 TRANSCEIVER
PROPRIETARY AND CONFIDENTIAL
269
Register 092H: E1 FRMR Framing Status Interrupt Enable
Bit
Type
Function
Default
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
C2NCIWE
OOFE
OOSMFE
OOCMFE
COFAE
FERE
SMFERE
CMFERE
0
0
0
0
0
0
0
0
When the E1/T1B bit of the Global Configuration register is a logic 0 or the UNF
bit of the Receive Options register is a logic 1, this register is held reset.
C2NCIWE, OOFE, OOSMFE and OOCMFE:
A logic one in bits C2NCIWE, OOFE, OOSMFE and OOCMFE enables the
generation of an interrupt on a change of state of C2NCIWV, OOFV,
OOSMFV and OOCMFV bits respectively of the E1 FRMR Framing Status
register.
COFAE:
A logic one in the COFAE bit enables the generation of an interrupt when the
position of the frame alignment has changed.
FERE:
A logic one in the FERE bit enables the generation of an interrupt when an
error has been detected in the frame alignment signal.
SMFERE:
A logic one in the SMFERE bit enables the generation of an interrupt when an
error has been detected in the signaling multiframe alignment signal.
CMFERE:
A logic one in the CMFERE bit enables the generation of an interrupt when
an error has been detected in the CRC multiframe alignment signal.