
Index
IX-3
Numerics
16 Kbytes Interface with 200 ns Memory
B-1256 Kbytes Interface with 150 ns Memory
B-3512 Kbytes Interface with 150 ns Memory
B-464 Kbytes Interface with 200 ns Memory
B-2A
Absolute Maximum Stress Ratings
7-1active negation
Adder Sum Output register
5-66address and data pins
4-7Always Wide SCSI bit
5-84arbitration
Immediate Arbitration bit
5-21Arbitration in Progress bit
5-41Arbitration Priority Encoder Test bit
5-81Assert Even SCSI Parity bit
5-21Assert SATN/ on Parity Error bit
5-19Assert SCSI ACK/ Signal bit
5-36Assert SCSI ATN/ Signal bit
5-36Assert SCSI BSY/ Signal bit
5-36Assert SCSI C_D/ Signal bit
5-36Assert SCSI Data Bus bit
5-20Assert SCSI I_O Signal bit
5-36Assert SCSI MSG/ Signal bit
5-36Assert SCSI REQ/ Signal bit
5-36Assert SCSI RST/ Signal bit
5-21Assert SCSI SEL/ Signal bit
5-36asynchronous SCSI send
2-3B
Back to Back Read Timings
7-30Back to Back Write Timings
7-32base address one - memory (BARO[31:0])
5-9base address register zero - I/O (BARZ[31:0])
5-9big and little endian support
2-20Block Move Instructions
6-6Burst Op Code Fetch Enable bit
5-62Burst Op Code Fetch Timings
7-28Byte Empty in DMA FIFO bit
5-50Byte Full in DMA FIFO bit
5-50C
cache line size CLS[7:0]
5-7Cache Line Size Enable bit
5-64cache mode, see PCI cache mode
3-4wide SCSI receive bit
2-40Chip Revision Level bits
5-52Chip Test Five register
5-56Chip Test Four register
5-54Chip Test One register
5-50Chip Test Six register
5-57Chip Test Three register
5-52Chip Test Two register
5-50Chip Test Zero register
5-49Clock Address Incrementor bit
5-56Clock Byte Counter bit
5-56Clock Conversion Factor bits
5-27Configuration Register Read Timings
7-16Configuration Register Write Timings
7-17configuration registers
3-10Configured as I/O bit
5-51Configured as Memory bit
5-51