
Index
IX-5
I
impedance of the terminator
C-2indirect addressing bit
6-6Initiator Asynchronous Receive timing
7-52Initiator Asynchronous Send timing
7-51instruction prefetching
2-8prefetch unit flushing
2-9instruction type bits
6-37instruction type-block move
6-6instruction type-I/O instruction bits
6-13instruction type-memory move bits
6-34instruction type-read/write instruction
6-22instruction type-transfer control instruction bits
6-26interface control pins
4-8interrupt instruction
6-28Interrupt on the Fly instruction
6-28interrupt pin (IP[7:0])
5-13Interrupt Status register
5-46fatal vs. nonfatal interrupts
2-34sample service routine
2-38interrupts output timings
7-14J
jump call a relative address
6-29jump call an absolute address
6-29jump if true/false bit
6-30L
Latched SCSI Parity bit
5-43Latched SCSI Parity for SD[15:8] bit
5-45latency timer (LT[7:0])
5-8Lost Arbitration bit
5-41LVD Link
SCSI pin descriptions
4-10M
Manual Start Mode bit
5-62Master Control for Set or Reset Pulses bit
5-57Master Parity Error Enable bit
5-55Max SCSI Synchronous Offset bits
5-31Memory Access Control register
5-74memory I/O address/DSA offset bits
6-38Memory Move instructions
6-33and SCRIPTS instruction prefetching
2-9Memory Read Line command
3-8Memory Read Multiple command
3-9Memory Write and Invalidate command
3-6move to/from SFBR cycles
6-24N
no flush store instruction only bit
6-37Normal/Fast Memory (
≥128 Kbytes), Multiple Byte Access
O
op code fetch bursting
2-9Op Code Fetch, Nonburst Timings
7-26Operating Register/SCRIPTS RAM Read Timing
7-18Operating Register/SCRIPTS RAM Write Timings
7-19operating registers
Data Structure Address
5-46DMA Interrupt Enable
5-63DMA SCRIPTS Pointer Save
5-59Memory Access Control
5-74