参数资料
型号: IP-SDRAM/DDR2
厂商: Altera
文件页数: 34/106页
文件大小: 0K
描述: IP DDR2 SDRAM CONTROLLER
标准包装: 1
系列: *
类型: MegaCore
功能: DDR2 SDRAM 控制器
许可证: 初始许可证
2–24
Chapter 2: Getting Started
MegaWizard Plug-In Manager Design Flow
Once compilation is complete, the auto_verify_ddr_timing.tcl script automatically
calls the verify timing script for each instance of the controller in your design. The
post-compilation timing analysis results are displayed in the Quartus II processing
messages tab and are written to the <variation name> _post_summary.txt file in your
project directory.
To prevent the verify timing script from running, turn off Automatically run verify
timing script in the wizard. To manually prevent the script from running, open a
Quartus II Tcl Console window and enter the following command:
set_global_assignment -name POST_FLOW_SCRIPT_FILE -remove
The results show how much slack you have for each of the various timing
requirements—negative slack means that you are not meeting timing. The Message
window shows various timing margins for your design.
If the verify timing script reports that your design meets timing, you have
successfully generated and implemented your DDR or DDR2 SDRAM Controller.
If the timing does not reach your requirements, adjust the resynchronization and
postamble clock phases on the IP Toolbench Manual Timings tab (refer to
To view the constraints in the Quartus II Assignment Editor, click Assignment Editor
(Assignments menu).
1
If you have “?” characters in the Quartus II Assignment Editor, the
Quartus II software cannot find the entity to which it is applying the
constraints, probably because of a hierarchy mismatch. Either edit the
constraints script, or enter the correct hierarchy path in the Hierarchy tab
(refer to step 24 on page 2–13 ).
f
For more information on constraints, refer to “Constraints” on page 3–18 .
Program a Device
After you have compiled the example design, you can perform gate-level simulation
(refer to “Simulate the Example Design” on page 2–17 ) or program your targeted
Altera device to verify the example design in hardware.
With Altera's free OpenCore Plus evaluation feature, you can evaluate the DDR or
DDR2 SDRAM controller MegaCore function before you purchase a license.
OpenCore Plus evaluation allows you to generate an IP functional simulation model,
and produce a time-limited programming file.
f
For more information on OpenCore Plus hardware evaluation using the DDR or
DDR2 SDRAM controller MegaCore function, refer to “OpenCore Plus Evaluation”
on page 1–6 , “OpenCore Plus Time-Out Behavior” on page 3–3 , and AN 320:
Implement Your Design
In the MegaWizard Plug-In flow, to implement your design based on the example
design, replace the example driver in the example design with your own logic.
? March 2009 Altera Corporation
相关PDF资料
PDF描述
IP-SLITE2 IP SERIALLITE II
IP-SRAM/QDRII IP QDRII SRAM CONTROLLER
IP-VITERBI/SS IP VITERBI LOW-SPEED
IP4220CZ6,125 IC USB DUAL ESD PROTECT 6TSOP
IPA-66-1-600-10.0-A-01-T CIRC BRKR 10A 2POLE SCREW TERM
相关代理商/技术参数
参数描述
IPSE.4.33SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50)
IPSE.4.62SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50)
IPS-EMBEDDED 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPS-EVAL-EH-01 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
IPS-EVAL-EH-02 制造商:Infinite Power Solutions 功能描述:BOARD EVAL WIRELESS SENSING