参数资料
型号: IP-SDRAM/DDR2
厂商: Altera
文件页数: 9/106页
文件大小: 0K
描述: IP DDR2 SDRAM CONTROLLER
标准包装: 1
系列: *
类型: MegaCore
功能: DDR2 SDRAM 控制器
许可证: 初始许可证
Chapter 1: About This Compiler
Installation and Licensing
Table 1–4. Typical Size (Part 2 of 2) (Note 1)
Combinational
1–5
Device
Stratix
Stratix II
Stratix II GX
Memory Width (Bits)
16
32
64
72
16
32
64
72
16
32
64
72
LEs
ALUTs
750
830
1,000
1,040
800
960
1,250
1,320
800
960
1,250
1,320
Logic Registers
M4K RAM Blocks (2)
1
2
4
5
1
2
4
5
1
2
4
5
Notes to Table 1–4 :
(1) These sizes are a guide only and vary with different choices of parameters. These numbers are created with the default settings for each device
family, varying only the width of the interface. Generally, the controller uses about 700 LEs while the size of the datapath varies with width and
the amount of pipelining and clocking scheme required.
(2) The controller uses M4K RAM blocks to buffer write data from the user logic. If you select a burst length of 1 (2 on the DDR SDRAM side), this
buffer is not necessary and no memory blocks are used in your variation, regardless of data width.
The performance of the entire system and in general the DDR or DDR2 SDRAM
controller depends upon the number of masters and slaves connected to the Avalon ?
Memory-Mapped (Avalon-MM) interface, which degrades as the number of masters
and slaves connected to it increases. If the number of masters connected to the slave
increases, the size of the arbiter (which is part of the Avalon-MM interface) increases,
which reduces the performance of the system. The DDR or DDR2 SDRAM controller
performance is limited by the frequency of Avalon-MM interface.
There is no latency associated within the Avalon-MM interface, when it transfers the
read or write request to the controller local interface. If there are multiple masters
connected to the DDR or DDR2 SDRAM controller, there may be wait states before
the request from the master is accepted by the controller.
f
For more information, refer to the System Interconnect Fabric for Memory-Mapped
Interfaces chapter in the Quartus II Handbook .
Installation and Licensing
The DDR and DDR2 SDRAM Controller Compiler is part of the MegaCore IP Library,
which is distributed with the Quartus ? II software and downloadable from the Altera
website, www.altera.com .
f
For system requirements and installation instructions, refer to Quartus II Installation &
Licensing for Windows and Linux Workstations .
March 2009
Altera Corporation
相关PDF资料
PDF描述
IP-SLITE2 IP SERIALLITE II
IP-SRAM/QDRII IP QDRII SRAM CONTROLLER
IP-VITERBI/SS IP VITERBI LOW-SPEED
IP4220CZ6,125 IC USB DUAL ESD PROTECT 6TSOP
IPA-66-1-600-10.0-A-01-T CIRC BRKR 10A 2POLE SCREW TERM
相关代理商/技术参数
参数描述
IPSE.4.33SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50)
IPSE.4.62SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50)
IPS-EMBEDDED 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPS-EVAL-EH-01 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
IPS-EVAL-EH-02 制造商:Infinite Power Solutions 功能描述:BOARD EVAL WIRELESS SENSING