参数资料
| 型号： | IP-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 89/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页当前第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
A–11
DQS Postamble
The DDR and DDR2 SDRAM Controller Compiler provides this DQS postamble logic.
IP Toolbench automatically chooses the best postamble logic clocking scheme for your
system based on the parameters that you enter. The postamble clock can be the
positive or negative edge of either the system clock or the write clock. If a safe
postamble cannot be guaranteed using one of these four phases, a separate output of
the PLL is used as the postamble clock. If the postamble clock phase is close (<90 ° ) to
the positive edge of the system clock, an alternative postamble control
synchronization scheme is used.
Postamble Logic
devices, the dq_enable register clocked by the DQS signal is placed in an LE close to
the associated DQ group to drive their input clock enables. The data input to the
dq_enable register is set to GND, and the preset is connected to logic generated by
the controller. The postamble logic ensures that the register is released from preset
prior to the last active negative edge of DQS, so that the dq_enable signal goes low
with the last active negative edge of DQS. The input clock enable is therefore disabled
before DQS transitions to high-impedance at the end of the DQS read postamble.
You can specify your own postamble clock instead of using the automatically selected
one, on the Manual Timing tab of the wizard. Also, you can disable the DQS
postamble logic completely, on the Manual Timing tab of the wizard.
DQS postamble logic is not required for DDR and DDR2 SDRAM if you are using a
dedicated read data capture clock (non-DQS mode). As such, in non-DQS mode the
wizard disables the DQS postamble logic.
Table A–6. Manual Postamble Parameters
Cycle
0, 1, 2, 3, 4, 5, 6
clk
write_clk
clk
write_clk
Clock
Rising
Falling
Falling
Rising (2)
Edge
Phase ( ° )
0 (1)
90
180
270
(1) Postamble cycle 0 phase 0 is defined as the first rising edge of clk capable of generating the postamble enable
preset signal for CAS latency = 2.
(2) Use the intermediate postamble option to guarantee timing
? March 2009
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
| IP4220CZ6,125 | IC USB DUAL ESD PROTECT 6TSOP |
| IPA-66-1-600-10.0-A-01-T | CIRC BRKR 10A 2POLE SCREW TERM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPSE.4.33SM600 | 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50) |
| IPSE.4.62SM600 | 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50) |
| IPS-EMBEDDED | 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPS-EVAL-EH-01 | 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| IPS-EVAL-EH-02 | 制造商:Infinite Power Solutions 功能描述:BOARD EVAL WIRELESS SENSING |
发布紧急采购，3分钟左右您将得到回复。