参数资料
| 型号： | IP-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 96/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页当前第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
B–2
3. The DDR SDRAM device on the Nios Development Board, Cyclone II Edition, has
a minimum operating frequency of 77 MHz. So your design must have an f MAX
greater than or equal to 77 MHz to use the DDR SDRAM. If a Quartus II
compilation of your system results in an f MAX less than 77 MHz, turn on some of the
following Quartus II optimizations to increase the f MAX :
a. Change the optimization technique to speed:
■
■
■
Choose Settings (Assignments menu).
Choose Analysis & Synthesis Settings .
In Optimization Technique , select Speed .
b. Turn on one-hot state machine processing:
■
■
■
Choose Settings (Assignments menu).
Choose Analysis & Synthesis Settings .
For State Machine Processing , choose One-Hot .
c. Turn off multiplexer restructuring:
■
■
■
Choose Settings (Assignments menu).
Choose Analysis & Synthesis Settings .
For Restructure Multiplexers , choose Off .
d. Turn on physical synthesis in the fitter:
■
■
■
■
■
■
■
Choose Settings (Assignments menu).
Expand Fitter Settings by clicking the + symbol.
Choose Physical Synthesis Optimizations .
Turn on Perform physical synthesis for combinational logic .
Turn on Perform register duplication .
Turn on Perform register retiming .
For Physical synthesis effort , select Normal .
4. When you have made these settings, save the project and recompile the design in
the Quartus II software.
1
f
These settings significantly increase the time required to compile the design in the
Quartus II software, but are likely to increase the f MAX .
5. On the Nios Development Board Cyclone II Edition (rev00 only), the DDR
SDRAM pins ras and cas are accidentally switched on the PCB schematic. So to
maintain consistency between the PCB schematic and Quartus II pin assignments,
these two pins must also be switched in your Quartus II top-level design when
targeting the Nios Development Board, Cyclone II Edition (rev00 only).
For the correct connection of the ras and cas pins, refer to the Cyclone II 2C35
standard example design shipped with the Nios II Development Kit.
? March 2009 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
| IP4220CZ6,125 | IC USB DUAL ESD PROTECT 6TSOP |
| IPA-66-1-600-10.0-A-01-T | CIRC BRKR 10A 2POLE SCREW TERM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPSE.4.33SM600 | 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50) |
| IPSE.4.62SM600 | 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50) |
| IPS-EMBEDDED | 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPS-EVAL-EH-01 | 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| IPS-EVAL-EH-02 | 制造商:Infinite Power Solutions 功能描述:BOARD EVAL WIRELESS SENSING |
发布紧急采购，3分钟左右您将得到回复。