参数资料
| 型号： | IP-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 82/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页当前第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
A–4
Resynchronization
Table A–4. Timing Analysis Options
Parameter
Use the results of the last compile to estimate the setup and
hold margins
Description
Turn on to achieve a better estimate of the setup and hold
margins your design is likely to achieve. It also allows the
wizard to pick more accurate phases for the
resynchronization, postamble, and capture clocks. You must
successfully compile your design and run the verify timing
script to generate the necessary updated estimates file,
before you can use this option.
Resynchronization
Resynchronization is the process of transferring data from the read DQS clock domain
back to the system clock domain. The phase relationship of DQS to the system clock
can be calculated for your specific hardware setup and depends on the round trip
delay. The round trip delay is the time it takes for the read command to reach the
memory and for the read data to return to and be captured into the Altera device.
The DDR and DDR2 SDRAM Controller Compiler provides a variety of
resynchronization clocking schemes. The wizard automatically chooses the best
scheme for your system based on the parameters that you enter. The data is
transferred from the read DQS clock domain to a resynchronization clock domain
before final transfer to the system clock domain. The resynchronization clock can be
the positive or negative edge of either the system clock or the write clock. If safe
resynchronization cannot be guaranteed using one of these four phases, a separate
output of the phase-locked loop (PLL) is used as the resynchronization clock. If the
resynchronization clock phase is close to the positive edge of the system clock, an
additional set of registers, clocked on the negative edge of system clock, is inserted
between the resynchronization clock domain and the system clock domain.
You can choose to have the read data at the output of the DDR or DDR2 SDRAM
controller ( local_rdata ) reclocked to the positive edge of the system clock domain
by turning on Reclock resynchronized data to the positive edge on the Manual
Timing tab of the wizard. If you do not turn it on, the output data is clocked by the
resynchronization clock and it is your responsibility to transfer it to the system clock
domain.
If you wish to specify your own resynchronization clock instead of using the
automatically selected one, you can do so on the Manual Timing tab of the wizard. If
you require more control than is available on the Manual Timing tab, you can modify
the example design created by the wizard to connect the resynchronization clock to
any clock source.
? March 2009 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
| IP4220CZ6,125 | IC USB DUAL ESD PROTECT 6TSOP |
| IPA-66-1-600-10.0-A-01-T | CIRC BRKR 10A 2POLE SCREW TERM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPSE.4.33SM600 | 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50) |
| IPSE.4.62SM600 | 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50) |
| IPS-EMBEDDED | 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPS-EVAL-EH-01 | 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| IPS-EVAL-EH-02 | 制造商:Infinite Power Solutions 功能描述:BOARD EVAL WIRELESS SENSING |
发布紧急采购，3分钟左右您将得到回复。