参数资料
型号: IP-SDRAM/DDR2
厂商: Altera
文件页数: 80/106页
文件大小: 0K
描述: IP DDR2 SDRAM CONTROLLER
标准包装: 1
系列: *
类型: MegaCore
功能: DDR2 SDRAM 控制器
许可证: 初始许可证
A–2
Parameters
Table A–1. Resynchronization Options (Part 2 of 2)
Parameter
Dedicated clock phase
Fed-back clock phase
Insert intermediate
resynchronization registers
0 to 359
0 to 359
On or off
Range
Description
This parameter is available only when you select Dedicated
for the Resynchronization clock setting. You can enter the
phase of the dedicated resynchronization clock for timing
analysis. IP Toolbench uses this value to set up the PLL
phase shift.
Allows you to enter the phase of the fed-back clock that is
used for timing analysis. IP Toolbench uses this value to set
up the PLL phase shift.
When turned on, an extra pipeline register, clocked on the
negative edge of system clock, is inserted in the read path
after the resynchronization registers. Turn on when the
resynchronization clock is too close to the system clock for
reliable transfer between them. Refer to “Intermediate
Table A–2 shows the postamble options (DQS mode only).
f
For more information on the resynchronization options, refer to “DQS Postamble” on
Table A–2. Postamble Options (Part 1 of 2)
Parameter
Manual postamble control
Enable DQS postamble logic
Insert intermediate
postamble registers
Postamble cycle
On or off
On or off
On or off
0 to 6
Range
Description
Turn on to specify the details of the postamble logic clock
and to set the postamble clock phase manually. Otherwise,
the details are calculated automatically based on system
timing.
This option is only available when you turn on Enable DQS
Mode in the controller settings tab.
When turned on, the postamble logic is used. If the
postamble logic is not used, there is a possibility of data loss
in the last transfer of each read burst.
Turn on to use the postamble logic. Turn off to remove the
postamble logic from the design (refer to Figure 3–4 on
page 3–9 to Figure 3–7 on page 3–12 ). When you turn off
the postamble logic you may see data loss in the last transfer
of each burst read. If you turn off this option, you must
ensure the read capture occurs correctly.
When turned on, the doing_rd_delayed signal is
generated using the positive edge of the system clock and
when turned off, doing_rd_delayed is generated using
the negative edge of the system clock. Turn on when the
negative edge of the system clock is too close to the positive
edge of the postamble clock. Refer to “Intermediate
The number of cycles of delay to allow for round-trip delay.
? March 2009 Altera Corporation
相关PDF资料
PDF描述
IP-SLITE2 IP SERIALLITE II
IP-SRAM/QDRII IP QDRII SRAM CONTROLLER
IP-VITERBI/SS IP VITERBI LOW-SPEED
IP4220CZ6,125 IC USB DUAL ESD PROTECT 6TSOP
IPA-66-1-600-10.0-A-01-T CIRC BRKR 10A 2POLE SCREW TERM
相关代理商/技术参数
参数描述
IPSE.4.33SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50)
IPSE.4.62SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50)
IPS-EMBEDDED 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPS-EVAL-EH-01 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
IPS-EVAL-EH-02 制造商:Infinite Power Solutions 功能描述:BOARD EVAL WIRELESS SENSING