- 您现在的位置：买卖IC网 > PDF目录11720 > PI7C8154BNAE (Pericom)IC PCI-PCI BRIDGE ASYNC 304-PBGA PDF资料下载
参数资料
| 型号： | PI7C8154BNAE |
| 厂商： | Pericom |
| 文件页数： | 19/114页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| 标准包装： | 27 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 304-BBGA |
| 供应商设备封装： | 304-PBGA（31x31） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 12 of 112
JUNE 2008 REVISION 1.1
1
SIGNAL DEFINITIONS
1.1
SIGNAL TYPES
Signal Type
Description
I
Input Only
O
Output Only
P
Power
TS
Tri-State bi-directional
STS
Sustained Tri-State. Active LOW signal must be pulled HIGH for 1 cycle when deasserting.
OD
Open Drain
1.2
SIGNALS
Note: Signal names that end with “#” are active LOW.
1.2.1
PRIMARY BUS INTERFACE SIGNALS
Name
Pin #
Type
Description
P_AD[31:0]
U2, U4, U1, V2, V1, V3,
W2, W1, W4, Y3, AA1,
AA3, Y4, AB3, AA4, Y5,
AB8, AA8, AC9, AB9,
AA9, AC10, AA10, Y11,
AB11, AA11, AA12, AB12,
AB13, AA13, Y13, AA14
TS
Primary Address / Data: Multiplexed address and
data bus. Address is indicated by P_FRAME#
assertion. Write data is stable and valid when
P_IRDY# is asserted and read data is stable and
valid when P_TRDY# is asserted. Data is
transferred on rising clock edges when both
P_IRDY# and P_TRDY# are asserted. During bus
idle, bridge drives P_AD[31:0] to a valid logic level
when P_GNT# is asserted.
P_CBE[3:0]
Y2, AB4, AA7, AC11
TS
Primary Command/Byte Enables: Multiplexed
command field and byte enable field. During
address phase, the initiator drives the transaction
type on these pins. After that, the initiator drives the
byte enables during data phases. During bus idle,
bridge drives P_CBE[3:0] to a valid logic level
when P_GNT# is asserted.
P_PAR
AB7
TS
Primary Parity. P_PAR is even parity of
P_AD[31:0] and P_CBE[3:0] (i.e. an even number
of 1’s). P_PAR is valid and stable one cycle after
the address phase (indicated by assertion of
P_FRAME#) for address parity. For write data
phases, P_PAR is valid one clock after P_IRDY# is
asserted. For read data phase, P_PAR is valid one
clock after P_TRDY# is asserted. Signal P_PAR is
tri-stated one cycle after the P_AD lines are tri-
stated. During bus idle, BRIDGE drives P_PAR to
a valid logic level when P_GNT# is asserted.
P_FRAME#
AA5
STS
Primary FRAME (Active LOW). Driven by the
initiator of a transaction to indicate the beginning
and duration of an access. The de-assertion of
P_FRAME# indicates the final data phase requested
by the initiator. Before being tri-stated, it is driven
to a de-asserted state for one cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1025AARQ | IC MONITOR SYS/VOLT 5CH 16QSOP |
| ADUC832BCPZ | IC MCU 62K FLASH ADC/DAC 56LFCSP |
| 31-10 | BNC FRONT MOUNT RECEPT |
| D38999/20JD97SN | CONN RCPT 12POS WALL MNT W/SCKT |
| ADUC848BSZ62-5 | IC FLASH MCU W/16BIT ADC 52MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8154BNAE-80 | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154BNAI | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C8154BNAIE | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154EVB | 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8154NA-33 | 制造商:PERICOM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。