参数资料
型号: PI7C8154BNAE
厂商: Pericom
文件页数: 64/114页
文件大小: 0K
描述: IC PCI-PCI BRIDGE ASYNC 304-PBGA
标准包装: 27
系列: *
应用: *
接口: *
电源电压: *
封装/外壳: 304-BBGA
供应商设备封装: 304-PBGA(31x31)
包装: 管件
安装类型: 表面贴装
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 53 of 114
JUNE 2008 REVISION 1.1
The device signaling the interrupt performs a read of the data just written (software).
The device driver performs a read operation to any register in the interrupting device before
accessing data written by the device (software).
System hardware guarantees that write buffers are flushed before interrupts are forwarded.
PI7C8154B does not have a hardware mechanism to guarantee data synchronization for posted
write transactions. Therefore, all posted write transactions must be followed by a read operation,
either from the device to the location just written (or some other location along the same path), or
from the device driver to one of the device registers.
5
ERROR HANDLING
PI7C8154B checks, forwards, and generates parity on both the primary and secondary interfaces.
To maintain transparency, PI7C8154B always tries to forward the existing parity condition on one
bus to the other bus, along with address and data. PI7C8154B always attempts to be transparent
when reporting errors, but this is not always possible, given the presence of posted data and
delayed transactions.
To support error reporting on the PCI bus, PI7C8154B implements the following:
PERR# and SERR# signals on both the primary and secondary interfaces
Primary status and secondary status registers
The device-specific P_SERR# event disable register
This chapter provides detailed information about how PI7C8154B handles errors. It also describes
error status reporting and error operation disabling.
5.1
ADDRESS PARITY ERRORS
PI7C8154B checks address parity for all transactions on both buses, for all address and all bus
commands. When PI7C8154B detects an address parity error on the primary interface, the
following events occur:
If the parity error response bit is set in the command register, PI7C8154B does not claim the
transaction with P_DEVSEL#; this may allow the transaction to terminate in a master abort. If
parity error response bit is not set, PI7C8154B proceeds normally and accepts the transaction if
it is directed to or across PI7C8154B.
PI7C8154B sets the detected parity error bit in the status register.
PI7C8154B asserts P_SERR# and sets signaled system error bit in the status register, if both
the following conditions are met:
The SERR# enable bit is set in the command register
The parity error response bit is set in the command register
When PI7C8154B detects an address parity error on the secondary interface, the following events
occur:
If the parity error response bit is set in the bridge control register, PI7C8154B does not claim
the transaction with S_DEVSEL#; this may allow the transaction to terminate in a master
相关PDF资料
PDF描述
ADM1025AARQ IC MONITOR SYS/VOLT 5CH 16QSOP
ADUC832BCPZ IC MCU 62K FLASH ADC/DAC 56LFCSP
31-10 BNC FRONT MOUNT RECEPT
D38999/20JD97SN CONN RCPT 12POS WALL MNT W/SCKT
ADUC848BSZ62-5 IC FLASH MCU W/16BIT ADC 52MQFP
相关代理商/技术参数
参数描述
PI7C8154BNAE-80 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C8154BNAI 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAIE 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C8154EVB 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
PI7C8154NA-33 制造商:PERICOM 功能描述: