收藏本站
参数资料
型号： PI7C8154BNAE
厂商： Pericom
文件页数： 74/114页
文件大小： 0K
描述： IC PCI-PCI BRIDGE ASYNC 304-PBGA
标准包装： 27
系列： *
应用： *
接口： *
电源电压： *
封装/外壳： 304-BBGA
供应商设备封装： 304-PBGA（31x31）
包装： 管件
安装类型： 表面贴装
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 62 of 114
JUNE 2008 REVISION 1.1
Target abort detected during posted write transaction.
Master abort detected during posted write transaction.
Posted write data discarded after 224 (default) attempts to deliver (224 target retries received).
Parity error reported on target bus during posted write transaction (see previous section)
Delayed write data discarded after 224 (default) attempts to deliver (224 target retries received)
Delayed read data cannot be transferred from target after 224 (default) attempts (224 target
retries received)
Master timeout on delayed transaction
The device-specific P_SERR# status register reports the reason for the assertion of P_SERR#. Most
of these events have additional device-specific disable bits in the P_SERR# event disable register
that make it possible to mask out P_SERR# assertion for specific events. The master timeout
condition has a SERR# enable bit for that event in the bridge control register and therefore does not
have a device-specific disable bit.
6
EXCLUSIVE ACCESS
This chapter describes the use of the LOCK# signal to implement exclusive access to a target for
transactions that cross the bridge.
6.1
CONCURRENT LOCKS
The primary and secondary bus lock mechanisms operate concurrently except when a locked
transaction crosses the bridge. A primary master can lock a primary target without affecting the
status of the lock on the secondary bus, and vice versa. This means that a primary master can lock a
primary target at the same time that a secondary master locks a secondary target.
6.2
ACQUIRING EXCLUSIVE ACCESS ACROSS PI7C8154B
For any PCI bus, before acquiring access to the LOCK# signal and starting a series of locked
transactions, the initiator must first check that both of the following conditions are met:
The PCI bus must be idle.
The LOCK# signal must be de-asserted.
The initiator leaves the LOCK# signal de-asserted during the address phase and asserts LOCK# one
clock cycle later. Once a data transfer is completed from the target, the target lock has been
achieved.
6.2.1
LOCKED TRANSACTIONS IN DOWNSTREAM DIRECTION
Locked transactions can cross the bridge only in the downstream direction, from the primary bus to
the secondary bus.
When the target resides on another PCI bus, the master must acquire not only the lock on its own
PCI bus but also the lock on every bus between its bus and the target’s bus. When the bridge
detects on the primary bus, an initial locked transaction intended for a target on the secondary bus,
相关PDF资料
PDF描述
ADM1025AARQ IC MONITOR SYS/VOLT 5CH 16QSOP
ADUC832BCPZ IC MCU 62K FLASH ADC/DAC 56LFCSP
31-10 BNC FRONT MOUNT RECEPT
D38999/20JD97SN CONN RCPT 12POS WALL MNT W/SCKT
ADUC848BSZ62-5 IC FLASH MCU W/16BIT ADC 52MQFP
相关代理商/技术参数
参数描述
PI7C8154BNAE-80 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C8154BNAI 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAIE 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C8154EVB 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
PI7C8154NA-33 制造商:PERICOM 功能描述:
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*