- 您现在的位置：买卖IC网 > PDF目录11720 > PI7C8154BNAE (Pericom)IC PCI-PCI BRIDGE ASYNC 304-PBGA PDF资料下载
参数资料
| 型号： | PI7C8154BNAE |
| 厂商： | Pericom |
| 文件页数： | 71/114页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| 标准包装： | 27 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 304-BBGA |
| 供应商设备封装： | 304-PBGA（31x31） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 6 of 112
JUNE 2008 REVISION 1.1
2.10
TRANSACTION FLOW THROUGH ...............................................................................................37
2.11
TRANSACTION TERMINATION....................................................................................................37
2.11.1
MASTER TERMINATION INITIATED BY PI7C8154B............................................................38
2.11.2
MASTER ABORT RECEIVED BY PI7C8154B .........................................................................38
2.11.3
TARGET TERMINATION RECEIVED BY PI7C8154B............................................................39
2.11.3.1
DELAYED WRITE TARGET TERMINATION RESPONSE ......................................................39
2.11.3.2
POSTED WRITE TARGET TERMINATION RESPONSE.........................................................41
2.11.3.3
DELAYED READ TARGET TERMINATION RESPONSE .......................................................41
2.11.4
TARGET TERMINATION INITIATED BY PI7C8154B ............................................................42
2.11.4.1
TARGET RETRY .......................................................................................................................42
2.11.4.2
TARGET DISCONNECT...........................................................................................................43
2.11.4.3
TARGET ABORT.......................................................................................................................43
3
ADDRESS DECODING ............................................................................................................................43
3.1
ADDRESS RANGES .........................................................................................................................44
3.2
I/O ADDRESS DECODING..............................................................................................................44
3.2.1
I/O BASE AND LIMIT ADDRESS REGISTER ..............................................................................45
3.2.2
ISA MODE .....................................................................................................................................45
3.3
MEMORY ADDRESS DECODING .................................................................................................46
3.3.1
MEMORY-MAPPED I/O BASE AND LIMIT ADDRESS REGISTERS..........................................46
3.3.2
PREFETCHABLE MEMORY BASE AND LIMIT ADDRESS REGISTERS ...................................47
3.3.3
PREFETCHABLE MEMORY 64-BIT ADDRESSING REGISTERS ..............................................48
3.4
VGA SUPPORT .................................................................................................................................49
3.4.1
VGA MODE ...................................................................................................................................49
3.4.2
VGA SNOOP MODE .....................................................................................................................49
4
TRANSACTION ORDERING .................................................................................................................50
4.1
TRANSACTIONS GOVERNED BY ORDERING RULES .............................................................50
4.2
GENERAL ORDERING GUIDELINES ...........................................................................................51
4.3
ORDERING RULES..........................................................................................................................51
4.4
DATA SYNCHRONIZATION ..........................................................................................................52
5
ERROR HANDLING ................................................................................................................................53
5.1
ADDRESS PARITY ERRORS ..........................................................................................................53
5.2
DATA PARITY ERRORS .................................................................................................................54
5.2.1
CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE...........................54
5.2.2
READ TRANSACTIONS ................................................................................................................54
5.2.3
DELAYED WRITE TRANSACTIONS ............................................................................................55
5.2.4
POSTED WRITE TRANSACTIONS ...............................................................................................57
5.3
DATA PARITY ERROR REPORTING ............................................................................................58
5.4
SYSTEM ERROR (SERR#) REPORTING .......................................................................................61
6
EXCLUSIVE ACCESS..............................................................................................................................62
6.1
CONCURRENT LOCKS ...................................................................................................................62
6.2
ACQUIRING EXCLUSIVE ACCESS ACROSS PI7C8154B...........................................................62
6.2.1
LOCKED TRANSACTIONS IN DOWNSTREAM DIRECTION.....................................................62
6.2.2
LOCKED TRANSACTION IN UPSTREAM DIRECTION .............................................................64
6.3
ENDING EXCLUSIVE ACCESS......................................................................................................64
7
PCI BUS ARBITRATION.........................................................................................................................64
7.1
PRIMARY PCI BUS ARBITRATION ..............................................................................................65
7.2
SECONDARY PCI BUS ARBITRATION ........................................................................................65
7.2.1
SECONDARY BUS ARBITRATION USING THE INTERNAL ARBITER......................................65
7.2.2
PREEMPTION...............................................................................................................................66
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1025AARQ | IC MONITOR SYS/VOLT 5CH 16QSOP |
| ADUC832BCPZ | IC MCU 62K FLASH ADC/DAC 56LFCSP |
| 31-10 | BNC FRONT MOUNT RECEPT |
| D38999/20JD97SN | CONN RCPT 12POS WALL MNT W/SCKT |
| ADUC848BSZ62-5 | IC FLASH MCU W/16BIT ADC 52MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8154BNAE-80 | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154BNAI | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C8154BNAIE | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154EVB | 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8154NA-33 | 制造商:PERICOM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。