PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 81 of 114
JUNE 2008 REVISION 1.1
Bit
Function
Type
Description
7:4
I/O Base Address
[15:12]
R/W
Defines the bottom address of the I/O address range for the bridge to
determine when to forward I/O transactions from one interface to the
other. The upper 4 bits correspond to address bits [15:12] and are
writable. The lower 12 bits corresponding to address bits [11:0] are
assumed to be 0. The upper 16 bits corresponding to address bits [31:16]
are defined in the I/O base address upper 16 bits address register
Reset to 0
14.1.16
I/O LIMIT REGISTER – OFFSET 1Ch
Bit
Function
Type
Description
9:8
32-bit Indicator
R/O
Read as 01h to indicate 32-bit I/O addressing
11:10
Reserved
R/O
Returns 00 when read. Reset to 00
15:12
I/O Limit
Address
[15:12]
R/W
Defines the top address of the I/O address range for the bridge to
determine when to forward I/O transactions from one interface to the
other. The upper 4 bits correspond to address bits [15:12] and are
writable. The lower 12 bits corresponding to address bits [11:0] are
assumed to be FFFh. The upper 16 bits corresponding to address bits
[31:16] are defined in the I/O limit address upper 16 bits address register
Reset to 0
14.1.17
SECONDARY STATUS REGISTER – OFFSET 1Ch
Bit
Function
Type
Description
20:16
Reserved
R/O
Reset to 0
21
66MHz Capable
R/O
Set to 1 to enable 66MHz operation on the secondary interface
Reset to 1
22
Reserved
R/O
Reset to 0
23
Fast Back-to-
Back Capable
R/O
Set to 1 to indicate bridge is capable of decoding fast back-to-back
transactions on the secondary interface to different targets
Reset to 1
24
Data Parity Error
Detected
R/WC
Set to 1 when S_PERR# is asserted and bit 6 of command register is set
Reset to 0
26:25
DEVSEL#
timing
R/O
DEVSEL# timing (medium decoding)
01: medium DEVSEL# decoding
Reset to 01
27
Signaled Target
Abort
R/WC
Set to 1 (by a target device) whenever a target abort cycle occurs on its
secondary interface
Reset to 0
28
Received Target
Abort
R/WC
Set to 1 (by a master device) whenever transactions on its secondary
interface are terminated with target abort
Reset to 0
29
Received Master
Abort
R/WC
Set to 1 (by a master) when transactions on its secondary interface are
terminated with Master Abort
Reset to 0
30
Received System
Error
R/WC
Set to 1 when S_SERR# is asserted
Reset to 0