参数资料
型号: PI7C8154BNAE
厂商: Pericom
文件页数: 44/114页
文件大小: 0K
描述: IC PCI-PCI BRIDGE ASYNC 304-PBGA
标准包装: 27
系列: *
应用: *
接口: *
电源电压: *
封装/外壳: 304-BBGA
供应商设备封装: 304-PBGA(31x31)
包装: 管件
安装类型: 表面贴装
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 35 of 112
JUNE 2008 REVISION 1.1
that use special cycles ignore the address and decode only the bus command. The data phase
contains the special cycle message. The transaction is forwarded as a delayed transaction, but in
this case the target response is not forwarded back (because special cycles result in a master abort).
Once the transaction is completed on the target bus, through detection of the master abort
condition, PI7C8154B responds with TRDY# to the next attempt of the con-figuration transaction
from the initiator. If more than one data transfer is requested, PI7C8154B responds with a target
disconnect operation during the first data phase.
2.9
64-BIT OPERATION
Both the primary and secondary interfaces of the PI7C8154B support 32-bit operation and 64-bit
operation. This chapter describes how to use the 64-bit operations as well as the conditions that go
along with it.
2.9.1
64-BIT AND 32-BIT TRANSACTIONS INITIATED BY PI7C8154B
64-bit transactions are requested by asserting P_REQ64# on the primary and S_REQ64# on the
secondary during the address phase. REQ64# is asserted and deasserted during the same cycles as
FRAME#. Under certain conditions, PI7C8154B does not use the 64-bit extension when initiating
transactions. In this case, REQ64# is not asserted.
If REQ64# is not asserted, the transaction is initiated as a 32-bit transaction when any of the
following conditions are met:
P_REQ64# was not asserted by the primary during reset (64-bit extension not supported on the
primary) for upstream transactions only
PI7C8154B is initiating an I/O transaction
PI7C8154B is initiating a special cycle transaction
PI7C8154B is initiating a configuration transaction
PI7C8154B is initiating a nonprefetchable memory read transaction
The address is not QUADWORD aligned
The address is near the top of a cache line
A single DWORD read transaction is being performed
A single or two-DWORD memory write transaction is being performed
PI7C8154B is resuming memory write transaction after a target disconnect, and ACK64# was
not asserted by the target in the previous transaction – does not apply when the previous target
termination was a target retry
2.9.2
64-BIT TRANSACTIONS – ADDRESS PHASE
When a transaction using the primary bus 64-bit extension is a single address cycle, the upper 32-
bits of the address, AD[63:32], are assumed to be 0 and CBE[7:4] are not defined but driven to
valid logic levels during the address phase.
When a transaction using the primary bus 64-bit extension is a dual address cycle, the upper 32-bit
of the address, AD[63:32], contain the upper 32-bits of the address and CBE[7:4] contain memory
bus command during both address phases. A 64-bit target then has the opportunity to decode the
entire 64-bit address and bus command after the first address phase. A 32-bit target needs both
address phases to decode the full address and bus command.
相关PDF资料
PDF描述
ADM1025AARQ IC MONITOR SYS/VOLT 5CH 16QSOP
ADUC832BCPZ IC MCU 62K FLASH ADC/DAC 56LFCSP
31-10 BNC FRONT MOUNT RECEPT
D38999/20JD97SN CONN RCPT 12POS WALL MNT W/SCKT
ADUC848BSZ62-5 IC FLASH MCU W/16BIT ADC 52MQFP
相关代理商/技术参数
参数描述
PI7C8154BNAE-80 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C8154BNAI 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAIE 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C8154EVB 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
PI7C8154NA-33 制造商:PERICOM 功能描述: