- 您现在的位置：买卖IC网 > PDF目录11720 > PI7C8154BNAE (Pericom)IC PCI-PCI BRIDGE ASYNC 304-PBGA PDF资料下载
参数资料
| 型号： | PI7C8154BNAE |
| 厂商： | Pericom |
| 文件页数： | 79/114页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| 标准包装： | 27 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 304-BBGA |
| 供应商设备封装： | 304-PBGA（31x31） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页当前第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 67 of 114
JUNE 2008 REVISION 1.1
7.2.3
SECONDARY BUS ARBITRATION USING AN EXTERNAL ARBITER
The internal arbiter is disabled when the secondary bus central function control pin, S_CFN#, is
tied HIGH. An external arbiter must then be used.
When S_CFN# is tied HIGH, PI7C8154B reconfigures two pins to be external request and grant
pins. The S_GNT#[0] pin is reconfigured to be the external request pin because it’s an output. The
S_REQ#[0] pin is reconfigured to be the external grant pin because it’s an input. When an external
arbiter is used, PI7C8154B uses the S_GNT#[0] pin to request the secondary bus. When the
reconfigured S_REQ#[0] pin is asserted LOW after PI7C8154B has asserted S_GNT#[0],
PI7C8154B initiates a transaction on the secondary bus one cycle later. If grant is asserted and
PI7C8154B has not asserted the request, PI7C8154B parks AD, CBE and PAR pins by driving
them to valid logic levels.
The unused secondary bus grant outputs, S_GNT#[8:1] are driven HIGH. The unused secondary
bus request inputs, S_REQ#[8:1], should be pulled HIGH.
7.2.4
BUS PARKING
Bus parking refers to driving the AD[31:0], CBE[3:0], and PAR lines to a known value while the
bus is idle. In general, the device implementing the bus arbiter is responsible for parking the bus or
assigning another device to park the bus. A device parks the bus when the bus is idle, its bus grant
is asserted, and the device’s request is not asserted. The AD[31:0] and CBE[3:0] signals should be
driven first, with the PAR signal driven one cycle later. The AD[63:32] and CBE[7:4] are not
driven and need to be pulled up to a valid logic level through external resistors.
PI7C8154B parks the primary bus only when P_GNT# is asserted, P_REQ# is de-asserted, and the
primary PCI bus is idle. When P_GNT# is de-asserted, PI7C8154B 3-states the P_AD, P_CBE, and
P_PAR signals on the next PCI clock cycle. If PI7C8154B is parking the primary PCI bus and
wants to initiate a transaction on that bus, then PI7C8154B can start the transaction on the next PCI
clock cycle by asserting P_FRAME# if P_GNT# is still asserted.
If the internal secondary bus arbiter is enabled, the secondary bus is always parked at the last
master that used the PCI bus. That is, PI7C8154B keeps the secondary bus grant asserted to a
particular master until a new secondary bus request comes along. After reset, PI7C8154B parks the
secondary bus at itself until transactions start occurring on the secondary bus. Offset 48h, bit 1, can
be set to 1 to park the secondary bus at PI7C8154B. By default, offset 48h, bit 1, is set to 0. If the
internal arbiter is disabled, PI7C8154B parks the secondary bus only when the reconfigured grant
signal, S_REQ#[0], is asserted and the secondary bus is idle.
8
GENERAL PURPOSE I/O INTERFACE
The PI7C8154B implements a 4-pin general purpose I/O interface. During normal operation,
device specific configuration registers control the GPIO interface. The GPIO interface can be used
for the following functions:
During secondary interface reset, the GPIO interface can be used to shift in a 16-bit serial
stream that serves as a secondary bus clock disable mask.
Along with the GPIO[3] pin, a live insertion bit can be used to bring the PI7C8154B to a halt
through hardware, permitting live insertion of option cards behind the PI7C8154B.
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1025AARQ | IC MONITOR SYS/VOLT 5CH 16QSOP |
| ADUC832BCPZ | IC MCU 62K FLASH ADC/DAC 56LFCSP |
| 31-10 | BNC FRONT MOUNT RECEPT |
| D38999/20JD97SN | CONN RCPT 12POS WALL MNT W/SCKT |
| ADUC848BSZ62-5 | IC FLASH MCU W/16BIT ADC 52MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8154BNAE-80 | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154BNAI | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C8154BNAIE | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154EVB | 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8154NA-33 | 制造商:PERICOM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。