- 您现在的位置：买卖IC网 > PDF目录11720 > PI7C8154BNAE (Pericom)IC PCI-PCI BRIDGE ASYNC 304-PBGA PDF资料下载
参数资料
| 型号： | PI7C8154BNAE |
| 厂商： | Pericom |
| 文件页数： | 22/114页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| 标准包装： | 27 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 304-BBGA |
| 供应商设备封装： | 304-PBGA（31x31） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
PI7C8154B
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 15 of 112
JUNE 2008 REVISION 1.1
Name
Pin #
Type
Description
P_REQ64#
AC14
STS
Primary 64-bit Transfer Request: P_REQ64# is
asserted by the initiator to indicate that the initiator
is requesting a 64-bit data transfer. P_REQ64# has
the same timing as P_FRAME#. When P_REQ64#
is asserted LOW during reset, a 64-bit data path is
supported. When P_REQ64# is HIGH during reset,
bridge drives P_AD[63:32], P_CBE[7:4], and
P_PAR64 to valid logic levels. When deasserting,
P_REQ64# is driven to a deasserted state for 1 cycle
and then sustained by an external pull-up resistor.
P_ACK64#
AB14
STS
Primary 64-bit Transfer Acknowledge:
P_ACK64# is asserted by the target only when
P_REQ64# is asserted by the initiator to indicate the
target’s ability to transfer data using 64 bits.
P_ACK64# has the same timing as P_DEVSEL#.
When deasserting, P_ACK64# is driven to a
deasserted state for 1 cycle and then is sustained by
an external pull-up resistor.
1.2.3
SECONDARY BUS INTERFACE SIGNALS
Name
Pin #
Type
Description
S_AD[31:0]
C3, A3, B3, C4, A4, B4, C5,
B5, A6, A7, D7, B7, A8,
B8, C8, A9, C13, B13, A13,
D13, C14, B14, C15, B15,
C16, B16, C17, B17, D17,
A17, B18, A18
TS
Secondary Address/Data: Multiplexed address and
data bus. Address is indicated by S_FRAME#
assertion. Write data is stable and valid when
S_IRDY# is asserted and read data is stable and
valid when S_IRDY# is asserted. Data is
transferred on rising clock edges when both
S_IRDY# and S_TRDY# are asserted. During bus
idle, bridge drives S_AD[31:0] to a valid logic level
when S_GNT# is asserted respectively.
S_CBE[3:0]
C6, D9, C12, A15
TS
Secondary Command/Byte Enables: Multiplexed
command field and byte enable field. During
address phase, the initiator drives the transaction
type on these pins. The initiator then drives the byte
enables during data phases. During bus idle, bridge
drives S_CBE[3:0] to a valid logic level when the
internal grant is asserted.
S_PAR
B12
TS
Secondary Parity: S_PAR is an even parity of
S_AD[31:0] and S_CBE[3:0] (i.e. an even number
of 1’s). S_PAR is valid and stable one cycle after
the address phase (indicated by assertion of
S_FRAME#) for address parity. For write data
phases, S_PAR is valid one clock after S_IRDY# is
asserted. For read data phase, S_PAR is valid one
clock after S_TRDY# is asserted. Signal S_PAR is
tri-stated one cycle after the S_AD lines are tri-
stated. During bus idle, bridge drives S_PAR to a
valid logic level when the internal grant is asserted.
S_FRAME#
B9
STS
Secondary FRAME (Active LOW): Driven by the
initiator of a transaction to indicate the beginning
and duration of an access. The de-assertion of
S_FRAME# indicates the final data phase requested
by the initiator. Before being tri-stated, it is driven
to a de-asserted state for one cycle.
S_IRDY#
C9
STS
Secondary IRDY (Active LOW): Driven by the
initiator of a transaction to indicate its ability to
complete current data phase on the secondary side.
Once asserted in a data phase, it is not de-asserted
until the end of the data phase. Before tri-stated, it
is driven to a de-asserted state for one cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1025AARQ | IC MONITOR SYS/VOLT 5CH 16QSOP |
| ADUC832BCPZ | IC MCU 62K FLASH ADC/DAC 56LFCSP |
| 31-10 | BNC FRONT MOUNT RECEPT |
| D38999/20JD97SN | CONN RCPT 12POS WALL MNT W/SCKT |
| ADUC848BSZ62-5 | IC FLASH MCU W/16BIT ADC 52MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8154BNAE-80 | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154BNAI | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C8154BNAIE | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154EVB | 功能描述:界面开发工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| PI7C8154NA-33 | 制造商:PERICOM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。