参数资料
型号: SCD223110QCD
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100
封装: METRIC, QFP-100
文件页数: 110/178页
文件大小: 2247K
代理商: SCD223110QCD
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Datasheet
37
5.2.1
Contexts and Channels
The registers in the CD2231 are grouped into Global, Virtual, and two sets of Per-Channel
registers. The CD2231 is normally in the background context, where the CAR (Channel Access
register) selects the channel number for the Per-Channel registers. The interrupt context begins
with the interrupt acknowledge bus cycle, and ends with a write access to the appropriate End of
Interrupt register. In the interrupt context, only the Per-Channel registers for the channel number
being serviced are available; the CAR has no effect. Most Global registers are available at all times,
but some are shared by the two channels, such as the FIFO registers. These are called Virtual
registers, and must be accessed only during an interrupt context.
Interrupt contexts can be nested so that a higher-priority interrupt service can preempt a lower-
priority interrupt already in progress. The CD2231 pushes the current interrupt context onto the
stack, visible in the STK (Stack register), and enters the context for the newly acknowledged
interrupt. Any register accesses are in the new interrupt context until the host performs a write to
the appropriate EOIR for the top-level context. The CD2231 then pops the top-level context off the
stack and returns to the previous interrupt context.
5.2.2
Interrupt Registers
The IER (Interrupt Enable register) and the LIVR (Local Interrupt Vector register) are Per-Channel
registers. IER contains bits to enable or disable the various interrupt sources within the CD2231.
The LIVR value is output on the data bus during the interrupt acknowledge cycle. There are sets of
three Global registers that correspond to the three types of interrupts: Receive, Transmit, and
Modem. The Priority Interrupt Level registers — RPILR, TPILR, and MPILR are programmed to
contain the value that is present on the address bus during the interrupt acknowledge bus cycle for
each type of interrupt. The Interrupt Status registers — RISR, TISR, or MISR are examined during
the interrupt service routine to determine the cause of each type of interrupt. The TDR (Transmit
Data) and RDR (Receive Data) registers provide access to the FIFO buffers for each channel.
These registers must not be accessed outside of the proper interrupt context. A write operation to
the End of Interrupt registers — REOIR, TEOIR, or MEOIR must be the last access to the CD2231
at the end of this handler routine to return it to its background context.
相关PDF资料
PDF描述
SCDV5540 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm
SCDV5541 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm
SCDV5543 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm
SCF5249LAG120 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144
SCF5250CAG120 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144
相关代理商/技术参数
参数描述
SCD224K122A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K122A3Z25 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount
SCD224K122A3Z25-F 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm
SCD224K162A3-24 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K162A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR