- 您现在的位置：买卖IC网 > PDF目录69340 > SCD223110QCD (INTEL CORP) 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SCD223110QCD |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封装： | METRIC, QFP-100 |
| 文件页数： | 90/178页 |
| 文件大小： | 2247K |
| 代理商： | SCD223110QCD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页当前第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Datasheet
19
TXCOUT/DTR*
[0–1]
55, 59
O
TRANSMIT CLOCK OUT/DATA TERMINAL READY* [0–1]: This output can
be controlled automatically by the CD2231 to indicate a programmable
threshold has been reached in the receive FIFO. It can also be programmed to
output the transmit data clock. Following reset, this pin is high and stays high in
Clock mode until the transmit channel is enabled for the first time; after which it
remains active, independent of the state of the transmit enable. In all modes,
the clock transitions every bit time, even during idle fill in Asynchronous mode.
Data transitions are made on the negative-going edge of TXCOUT.
RXCOUT[0–1]
25, 32
O
RECEIVE CLOCK OUT [0–1]: This output provides a one-time bit rate clock for
the receive data in all modes, except when an input (RXCIN) one-time receive
clock is used. After reset, this pin is low until the channel is receive enabled for
the first time, after which it remains active, independent of the state of receive
enable. When in Asynchronous mode, the output only transitions while receiving
data and not during inter-character fill. The receive data is sampled on the
positive-going edge of this clock.
CTS*[0–1]
54, 58
I
CLEAR TO SEND* [0–1]: This input can be programmed to control the flow of
transmit data, for out-of-band flow control applications.
CD*[0–1]
85, 11
I
CARRIER DETECT* [0–1]: This pin is always visible in the MSVR register. On
the CD2231, these functions are separated onto two pins. When used as CD*,
this input can be programmed to validate receive data.
TXCIN[0–1]
44, 48
I
TRANSMIT CLOCK [0–1]: This pin inputs the transmit clock to the bit rate
generator.
RXCIN[0–1]
43, 46
I
RECEIVE CLOCK [0–1]: This pin inputs the receive clock to the bit rate
generator.
DSR*[0–1]
53, 57
I
DATA SET READY* [0–1]: On the CD2231, these functions are separated onto
two pins. When used as DSR*, this input can be programmed to validate
receive data.
TXD[0–1]
39, 40
O
TRANSMIT DATA [0–1]: Serial data output for each channel.
RXD[0–1]
34, 35
I
RECEIVE DATA [0–1]: Serial data input for each channel.
BYTESWAP
31
I
BYTESWAP: This pin alters the byte ordering of data during certain 16-bit
transfers and changes the half of the data bus on which byte transfers are made
to comply with Intel or Motorola processor systems. BYTESWAP does not
alter the bus handshake signals. When the BYTESWAP pin is high, the byte of
A/D[0–7] precedes that of A/D[8–15] in a string of transmit or receive bytes;
when BYTESWAP is low, A/D[8–15] precedes A/D[0–7].
When the BYTESWAP pin is high, bytes are transferred on A/D[0–7] when A[0]
is low, and on A/D[8–15] when A[0] is high. When BYTESWAP is low, bytes are
transferred on A/D[8–15] when A[0] is low, and A/D[0–7] when A[0] is high. A
different register map is used, depending on the state of this pin.
Byteswap Byte Alignment
0
Motorola
1
Intel
N/C
37, 41, 42,
47, 64, 65,
68, 69
–
NO CONNECTION: Make no connections to these pins. They must be left open
for proper device operation.
EP[1–12]
18, 22, 36,
38, 49–52,
61, 63, 66,
67
I
EXTERNAL PULL-UP [1–12]: These pins must be terminated to VCC by pull-up
resistors for proper device operation. A value of 4.7 k
is recommended.
VDD
8, 45, 79, 96
–
POWER
GND
2, 20, 62, 70,
99
–
GROUND
Table 1.
Pin Descriptions (Sheet 3 of 3)
Symbol
Pin
Number
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| SCDV5540 | 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm |
| SCDV5541 | 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm |
| SCDV5543 | 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm |
| SCF5249LAG120 | 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144 |
| SCF5250CAG120 | 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCD224K122A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K122A3Z25 | 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount |
| SCD224K122A3Z25-F | 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm |
| SCD224K162A3-24 | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K162A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
发布紧急采购，3分钟左右您将得到回复。