参数资料
型号: SCD223110QCD
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100
封装: METRIC, QFP-100
文件页数: 47/178页
文件大小: 2247K
代理商: SCD223110QCD
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
140
Datasheet
Bit 3
Byte DMA
0 = The CD2231 attempts to perform 16-bit data transfers whenever possible, and 8-
bit data transfers only when necessary (when only one byte is available or there are
odd address boundaries).
1 = The CD2231 always performs 8-bit DMA transfers, the position of the data on
the bus still follows the normal rules relating to the BYTESWAP pin.
Bits 2:0
Reserved – must be ‘0’.
8.6.2
Bus Error Retry Count (BERCNT)
When this register is programmed to zero, any bus error causes a receive/transmit interrupt to be
generated and DMA operations suspended to the buffer in error, until the interrupt is processed by
the host CPU.
When this register contains a non-zero value and when a bus error occurs, the CD2231 retries the
same DMA operation and decrements the register value by one. When the value reaches zero, the
next bus error causes an interrupt, at that time a new count can be loaded by the host CPU.
8.6.3
DMA Buffer Status (DMABSTS)
When CD2231 requires an external buffer for DMA transfer, it checks Ntbuf/Nrbuf bits to decide
which buffer to use. Once the CD2231 starts using the buffer, it toggles Ntbuf/Nrbuf bits, and sets
Tbusy/Rbusy bits. Ntbuf and Nrbuf bits are set to Buffer A at system initialization.
Bit 7
This status bit is used internally to manage data alignment in the transmit FIFO.
Bit 6
Reset Append mode is set after the terminate append buffer command in STCR has
been recognized, and is cleared after the remaining data has been flushed from the
buffer.
Bit 5
Current transmit buffer is used internally to mark the actual buffer in use.
Bit 4
Append (only Buffer A can be used as an append buffer)
Transmit append buffer usage indicator
Register Name: BERCNT
Register Description: Bus Error Retry Count
Default Value: x’00
Access: Byte Read/Write
Intel Hex Address: x’8D
Motorola Hex Address: x’8E
Bit 7Bit 6
Bit 5
Bit 4Bit 3Bit 2Bit 1Bit 0
Binary value
Register Name: DMABSTS
Register Description: DMA Buffer Status
Default Value: x’00
Access: Byte Read only
Intel Hex Address: x’1A
Motorola Hex Address: x’19
Bit 7Bit 6Bit 5
Bit 4
Bit 3Bit 2Bit 1Bit 0
TDAlign
RstApd
CrtBuf
Append
Ntbuf
Tbusy
Nrbuf
Rbusy
相关PDF资料
PDF描述
SCDV5540 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm
SCDV5541 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm
SCDV5543 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm
SCF5249LAG120 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144
SCF5250CAG120 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144
相关代理商/技术参数
参数描述
SCD224K122A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K122A3Z25 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount
SCD224K122A3Z25-F 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm
SCD224K162A3-24 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K162A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR