参数资料
型号: SCD223110QCD
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100
封装: METRIC, QFP-100
文件页数: 32/178页
文件大小: 2247K
代理商: SCD223110QCD
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Datasheet
127
8.5.2.3
Receive Interrupt Status Register (RISR
This register reports the status of the channel during the receive interrupt service. It is a 16-bit
register, with the lower byte displaying current receive character-oriented status while the upper
byte displays current DMA interrupt status. The upper byte is not used if DMA mode is not active.
RISRl — HDLC Mode
If RxData in IER is set, these interrupts are enabled.
Bit 7
Reserved, always returns ‘0’ when read.
Bit 6
Receiving a data frame is essentially complete.
Bit 5
Received abort sequence terminating the frame.
Bit 4
CRC error on current frame.
Bit 3
Overrun error – indicates that new data has arrived, but the CD2231 FIFO or holding
registers are full. The new data is lost, and the overrun indication is flagged on the
last character received before the overrun occurred. In HDLC and Bisync modes, the
remainder of a frame, following an overrun, is discarded.
Bit 2
Residual indication – indicates that the last character of the frame was a partial char-
acter.
Bit 1
Reserved, always returns ‘0’ when read.
Bit 0
Clear detect – indicates an X.21 data transfer phase clear signal has been detected.
This is defined as two consecutive all-zero receive characters with the CTS* pin
high. Clear Detect mode is enabled by COR1.
During an interrupt service routine, the host can use this register to provide a timer value as
detailed in the Receive End of Interrupt register. The host can load only one of the two timers in the
interrupt service routine.
Register Name: RISR
Register Description: Receive Interrupt Status
Default Value: x’00
Access: Word Read Only
Intel Hex Address: x’8A
Motorola Hex Address: x’88
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
RISR High
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RISR Low
Register Name: RISRl
Register Description: Receive Interrupt Status — Low
Default Value: x’00
Access: Byte Read only
Intel Hex Address: x’8A
Motorola Hex Address: x’89
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
EOF
RxAbt
CRC
OE
Reslnd
0
ClrDct
相关PDF资料
PDF描述
SCDV5540 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm
SCDV5541 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm
SCDV5543 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm
SCF5249LAG120 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144
SCF5250CAG120 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144
相关代理商/技术参数
参数描述
SCD224K122A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K122A3Z25 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount
SCD224K122A3Z25-F 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm
SCD224K162A3-24 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K162A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR