参数资料
型号: SCD223110QCD
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100
封装: METRIC, QFP-100
文件页数: 158/178页
文件大小: 2247K
代理商: SCD223110QCD
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
80
Datasheet
6.5.7
UNIX Support Features
The COR6 (Channel Option Register 6) provides several functions useful for UNIX TTY drivers,
to further reduce the amount of character-by-character processing that the CPU is required to
perform. Separate receive and transmit bits are provided to perform CR/NL (carriage return/new
line) translations. In transmit, NL can be converted to CR NL or CR converted to NL. In receive,
CR can be discarded, NL converted to CR, or CR converted to NL.
In receive processing, separate modes are provided to handle break conditions and character error
conditions. Break conditions can be handled in the normal way (by a receive status interrupt), or
the condition can be discarded, or the break can be translated to a NULL (00) and passed as normal
data to the CPU. Parity and framing errors can either be handled as normal (by receive status
interrupts), discarded, translated to a NULL (00) and passed to the CPU as normal data, or the
character can be passed to the CPU as normal data preceded by the sequence FF 00.
The LNext option (COR7[6]) provides a mechanism to transfer flow control and other special
characters without invoking flow control or special character interrupts at the receiver. If the LNext
option is enabled when the LNext character is received, the following character is just passed to the
CPU as a normal character. The LNext character is programmed by the LNext register. The ‘Strip’
feature (COR7[7]) strips the eighth bit off each error-free received character. It has no effect on the
transmitted data. The flowchart in Figure 19 on page 81 shows the exact order of the CD2231
character processing steps.
6.6
Non-8-Bit Data Transfers
In Asynchronous mode, it is possible to transmit and receive less than 8 bits per character. There
can be 5, 6, 7, or 8 bits per character.
For HDLC mode, there are always 8 bits per character transmitted. The CD2231 transmits only
byte-aligned frames. The CD2231 receives HDLC frames using transfers of 8 bits per character,
except for the last character received before the FCS. If this last character is not aligned to an 8-bit
boundary, the ResInd (Residual Indication) bit is set, along with the EOF bit in RISR.
01
1
Special character 3 matched if
character 1 and 3 sequence not
enabled
10
0
Special character 4 matched if
character 2 and 4 sequence not
enabled
11
1
The hex value of the receive
character is within the range
SCRl
≤ receive character ≤
SCRh.
Table 16. SCdet Settings
SCdet2
SCdet1
SCdet0
Function
相关PDF资料
PDF描述
SCDV5540 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm
SCDV5541 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm
SCDV5543 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm
SCF5249LAG120 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144
SCF5250CAG120 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144
相关代理商/技术参数
参数描述
SCD224K122A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K122A3Z25 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount
SCD224K122A3Z25-F 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm
SCD224K162A3-24 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K162A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR