- 您现在的位置：买卖IC网 > PDF目录69340 > SCD223110QCD (INTEL CORP) 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SCD223110QCD |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封装： | METRIC, QFP-100 |
| 文件页数： | 79/178页 |
| 文件大小： | 2247K |
| 代理商： | SCD223110QCD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页当前第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Datasheet
17
Table 1.
Pin Descriptions (Sheet 1 of 3)
Symbol
Pin
Number
Type
Description
CS*
1
I
CHIP SELECT*: When low, the CD2231 registers can be read or written by the
host processor.
AS*
14
I/O (TS)
ADDRESS STROBE*: When the CD2231 is a bus master, this pin is an output
which indicates that R/W*, A[0–7], and the externally latched A[8–31] are valid.
DS*
15
I/O (TS)
DATA STROBE*: When the CD2231 is not a bus master, this is an input used to
strobe data into registers during write cycles and enable data onto the bus
during read cycles. When the CD2231 is a bus master, DS* is an output used to
control data transfer to and from system memory.
R/W*
13
I/O (TS)
READ/WRITE*: When the CD2231 is not a bus master, this pin is an input
which determines if a read or write operation is required when the CS* and DS*
signals are active. When the CD2231 is a bus master, R/W* is an output and
indicates whether a read from or a write to system memory is being performed.
DTACK*
16
I/O (OD)
DATA TRANSFER ACKNOWLEDGE*: When the CD2231 is not a bus master,
this is an output and indicates to the host when a read or write to the CD2231 is
complete. When BR* is driven low by the CD2231, DTACK* is an input which
indicates that the system bus is no longer in use. When the CD2231 is a bus
master, DTACK* is an input which indicates when system memory read and
write cycles are complete.
SIZ[0–1]
3, 4
I/O (TS)
SIZE [0–1]: When not the active bus master, these are inputs that determine
the size of the operand being read or written by the host.
SIZ[1] SIZ[0]
01
Byte
1
0
16 Bit
0
32 Bit
11
3 Bytes
When the CD2231 is a bus master, this is an output determining the size of the
operand being transferred to or from system memory.
SIZ[1] SIZ[0]
01
Byte
1
0
16 Bit
See BYTESWAP description.
The CD2231 drives DTACK* even though the device does not respond to
such byte alignment.
IACKIN*
17
I
INTERRUPT ACKNOWLEDGE IN*: This input, qualified with DS* and A[0–6],
acknowledges CD2231 interrupts.
IACKOUT*
19
O
INTERRUPT ACKNOWLEDGE OUT*: This output is driven low during interrupt
acknowledge cycles for which no internal interrupt is valid.
IREQ*[1–3]
21, 23, 24
I/O (OD)
INTERRUPT REQUEST* [1–3]: These outputs signal that the CD2231 has a
valid interrupt for modem-lead activity (IREQ*[1]), transmit activity (IREQ*[2]), or
receive activity (IREQ*[3]).
BR*
7
OD
BUS REQUEST*: This output is used to signal to the (open drain) host
processor or bus arbiter that bus mastership is required by the CD2231.
BGIN*
9
I
BUS GRANT IN*: This input indicates that the bus is available after the current
bus master relinquishes the bus.
BGOUT*
10
O
BUS GRANT OUT*: This output is asserted when BGIN* is low and no internal
Bus Request has been made. A daisy-chain scheme of bus arbitration can be
formed by connecting BGOUT* to BGIN* of the next device in the chain. If a
priority scheme is preferred, bus requests must be prioritized externally and bus
grant routed to the BGIN* of the appropriate device.
相关PDF资料 |
PDF描述 |
|---|---|
| SCDV5540 | 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm |
| SCDV5541 | 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm |
| SCDV5543 | 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm |
| SCF5249LAG120 | 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144 |
| SCF5250CAG120 | 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCD224K122A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K122A3Z25 | 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount |
| SCD224K122A3Z25-F | 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm |
| SCD224K162A3-24 | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K162A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
发布紧急采购，3分钟左右您将得到回复。