- 您现在的位置：买卖IC网 > PDF目录69340 > SCD223110QCD (INTEL CORP) 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SCD223110QCD |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封装： | METRIC, QFP-100 |
| 文件页数： | 115/178页 |
| 文件大小： | 2247K |
| 代理商： | SCD223110QCD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页当前第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Datasheet
41
When an interrupt request line is asserted, the Fair bit for that type of interrupt on the asserting
device is cleared. The Fair bit remains cleared until the interrupt line returns to a high state. The
CD2231 does not assert a new interrupt of that type while the corresponding Fair bit is cleared.
Therefore, when multiple CD2231s assert interrupts together, each one is serviced in turn, before
they can reassert the same interrupt type.
The IREQn* lines are open-drain outputs that can be tied together in groups of the same type,
creating a Fair Share scheme for each group of interrupts. Alternatively, all three groups can be tied
to a common request using the CD2231 internal-priority scheme (see Section 5.2.4.1).
5.3
FIFO and Timer Operations
Each channel in the CD2231 has a 16-byte receive FIFO and a 16-byte transmit FIFO. The FIFOs
are accessible through RDR (Receive Data register) and TDR (Transmit Data register) registers.
These Virtual registers are shared among the two channels; therefore, they cannot be accessed
outside an interrupt context.
The threshold level of each channel is common for both FIFOs and is set by COR4 (Channel
Option Register 4), with a maximum threshold value of 12. The FIFO threshold is meaningful in
both DMA and non-DMA modes. In DMA mode, the FIFO threshold determines when transfer
bursts should occur. In non-DMA mode, the threshold level determines when transfer interrupts are
asserted.
5.3.1
Receive FIFO Operation
In the Asynchronous mode, a Good Data interrupt is initiated when the number of characters in the
FIFO is greater than the FIFO threshold. Note that receive timeout and receive data exception
conditions also cause an interrupt to the host.
In the Synchronous mode, an interrupt request for data transfer is initiated when the number of
characters is greater than the FIFO threshold or an end of frame is reached.
5.3.2
Transmit FIFO Operation
The TxDat and TxEmpty bits in the IER control the generation of transmit FIFO interrupts. The
CD2231 initiates an interrupt request for more data when the number of empty bytes in the FIFO is
greater than the threshold set. During synchronous operation when the last byte of the frame is
transferred to the FIFO, the CD2231 stops asserting transmit interrupts until the frame is sent.
5.3.3
Timers
The global TPR (Timer Period register) provides a timer prescale ‘tick’ as a clock source for the
timers. The TPR counter is clocked by the system clock (CLK) divided by 2048. To maintain timer
accuracy, the TPR should not be programmed with a value less than 16 (10 hex) — a ‘tick’ of about
1 millisecond when CLK is 33 MHz.
Each channel has two timers: one 16-bit general timer 1 (GT1), and one 8-bit general timer 2
(GT2). Their operation and programming are different in synchronous and asynchronous protocols.
相关PDF资料 |
PDF描述 |
|---|---|
| SCDV5540 | 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm |
| SCDV5541 | 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm |
| SCDV5543 | 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm |
| SCF5249LAG120 | 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144 |
| SCF5250CAG120 | 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCD224K122A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K122A3Z25 | 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount |
| SCD224K122A3Z25-F | 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm |
| SCD224K162A3-24 | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K162A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
发布紧急采购，3分钟左右您将得到回复。