- 您现在的位置：买卖IC网 > PDF目录69340 > SCD223110QCD (INTEL CORP) 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SCD223110QCD |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封装： | METRIC, QFP-100 |
| 文件页数： | 155/178页 |
| 文件大小： | 2247K |
| 代理商： | SCD223110QCD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页当前第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
78
Datasheet
used, then DTR goes inactive when the receive FIFO reached the programmed threshold, thus
causing the modem to drop the connection (carrier) to the remote; this would not be the correct
function based on the state of the receive FIFO.
6.5.3
Line Break Detection and Generation
A line break on the receiver occurs when the input at the RXD (receive data) pin is all zeros (low)
for at least one full character time. This is indicated when the Break bit (RISRL[0]) is set to ‘1’.
Line-break generation out of the transmitter is possible when the ETC (Embedded Transmit
Command) bit (COR2[5]) is set to ‘1’. A line break is generated when the output at the TXD
(transmit data) pin is all zeroes (low) for at least one full character time.
Line breaks can be transmitted by embedding certain sequences in the data stream as defined in
Table 14. These sequences are valid for transmitting breaks only if ETC is set to ‘1’. The embedded
sequences to transmit a break are listed in Table 14.
The ETC mechanism works in ASYNC mode only, though breaks can be detected in ASYNC,
PPP, SLIP, and MNP4 modes.
NOTE: In addition to insert delay, a ‘break’ can also be increased beyond one full character by transmitting
more than one ‘send BREAK’ sequence at a time.
6.5.4
Special Character Transmission
Selected special characters can be sent preemptively by setting the SndSpc (Send Special Character
Command) bit in the STCR. The CD2231 channel acknowledges the command by clearing the
STCR. Along with the SndSpc bit, the host needs to set-up the three Special Character Select
(SSPC0, SSPC1, SSPC2) bits, also in the STCR, to select which character is to be sent.
When the host commands a special character transmission, the channel completes transmitting any
characters in the Transmit Shift register and Transmit Holding register, and then transmit the
special character sequence. Any other characters awaiting transmission in the FIFO or through
DMA are transmitted after the special character.
If the transmitter is off due to in-band flow control, the special characters override and are sent.
Special characters override out-of-band flow control. Also if the transmitter is disabled, the special
character send command overrides and the character are sent.
Table 14. Datastream Transmission Breaks
00h–81h
Send BREAK – Send a line break for at least one character time.
00h–82h-xxh
Insert delay – To increase the break generation beyond one character time, the insert
delay sequence can be used. The inserted delay is xx, where xx is a binary number. The
delay is xx times the ‘tick’ set by the TPR (Timer Period register). The minimum period of
TPR should be 1 millisecond. If the insert delay sequence is not preceded by a send
BREAK sequence, there is an inserted delay of all ‘1’s (high) on the output for duration xx.
00h–83h
Stop BREAK – This must follow the send BREAK sequence, or the insert delay sequence.
00h–00h
Send NUL – If the user needs to send a NUL character and ETC = 1, the user can embed
00h–00h to send one NUL character. If there are less than 8 bits per character, the user
can also send a NUL character by ‘sending’ an 80h.
相关PDF资料 |
PDF描述 |
|---|---|
| SCDV5540 | 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm |
| SCDV5541 | 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm |
| SCDV5543 | 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm |
| SCF5249LAG120 | 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144 |
| SCF5250CAG120 | 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCD224K122A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K122A3Z25 | 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount |
| SCD224K122A3Z25-F | 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm |
| SCD224K162A3-24 | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
| SCD224K162A324F | 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
发布紧急采购，3分钟左右您将得到回复。