参数资料
型号: SCD223110QCD
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100
封装: METRIC, QFP-100
文件页数: 18/178页
文件大小: 2247K
代理商: SCD223110QCD
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
114
Datasheet
Warning:
If the Initialize Channel command is issued after a channel is already in operation, then a Clear
Channel command must be issued prior to, or coinciding with, the Initialize Channel command.
Failure to observe this requirement will result in unpredictable device behavior.
Bit 4
RESET ALL
An on-chip firmware initialization of all channels is performed. All channel and glo-
bal parameters are reset to their power-on reset condition. This command is the
strongest the host can issue. None of the other command bits are interpreted if the
RESET ALL command is given. The host must re-initialize the CD2231 following
the execution of this command just as after a hardware power-on reset. When this
command is completed, the GFRCR is updated with the firmware revision code.
Bit 3
Enable transmitter
Enables the transmitter by setting TxEn bit in the Channel Status register (CSR[3]).
In Asynchronous mode, this command also clears the transmit flow control options.
Bit 2
Disable transmitter
Disables the transmitter by clearing TxEn bit (CSR[3]). In Asynchronous mode, the
Transmit Flow Control bits are cleared.
Bit 1
Enable receiver
Enables the receiver by setting the RxEn bit (CSR[7]). In Asynchronous mode, the
Receive Flow Control bits are cleared.
Bit 0
Disable receiver
Disables the receiver by clearing the RxEn bit (CSR[7]). In Asynchronous mode, the
Receive Flow Control bits are cleared.
8.4.1.2
CCR Mode 2
Either one or both of the timers can be cleared with a single command. Note that if the running
timer value is 01h at the time this command is issued, the timer may expire and cause a timer
interrupt before the command is processed.
Bit 7
Must be ‘1’.
Bit 6
Clear timer 1
General timer 1 is cleared.
Bit 5
Clear timer 2
General timer 2 is cleared.
Bit 4
Clear receiver command
This command only affects the receiver. It resets all receiver functions like a combi-
nation of clear channel, initialize channel and enable receiver commands. ClrRcv
clears the receive FIFO and clears receive status in the CSR, except for the RcvEn
bit. ClrRcv clears receive DMA buffer status in ARBSTS, BRBSTS, and Receive
Status bits in DMABSTS. Clearing the 2231own bits in both the Receive Buffer Sta-
tus registers means that DMA buffers have to be returned to the CD2231 before
receive transfers begin again.
Register Name: CCR
Register Description: Channel Command, Mode 2
Default Value: x’00
Access: Byte Read/Write
Intel Hex Address: x’10
Motorola Hex Address: x’13
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1
ClrT1
ClrT2
ClrRcv
ClrTx
0
相关PDF资料
PDF描述
SCDV5540 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm
SCDV5541 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm
SCDV5543 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm
SCF5249LAG120 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144
SCF5250CAG120 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144
相关代理商/技术参数
参数描述
SCD224K122A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K122A3Z25 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount
SCD224K122A3Z25-F 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm
SCD224K162A3-24 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K162A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR