参数资料
型号: SCD223110QCD
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 256K bps, SERIAL COMM CONTROLLER, PQFP100
封装: METRIC, QFP-100
文件页数: 172/178页
文件大小: 2247K
代理商: SCD223110QCD
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Datasheet
93
If IXM = 0, transmission is resumed only after the receipt of an XON character or a
transmit enable command by the CCR (Channel Command register).
If IXM = 1, transmission is resumed after the receipt of any character or a transmit
enable command by the CCR.
Bit 6
TxIBE – Transmit in-band flow control enable
If TxIBE is clear, there is no in-band flow control.
If TxIBE is set, transmission is stopped after the receipt of an XOFF character (cntl-
S or hex 13). Immediately after receiving an XOFF, any character in the Transmit
Shift register or Holding register is transmitted, and then character transmission is
halted. Thus, no more than two characters are sent after receiving an XOFF.
Depending on the IXM bit, either the receipt of an XON (cntl-Q or hex 11) character
or any other character (IXM = 1) restarts the transmission. A transmit enable com-
mand by the CCR also restarts the transmission.
Bits 5:4
Reserved – must be ‘0’.
Bit 3
RLM – Remote loop back
RLM = 1, enables Remote Loopback mode
RLM = 0, disables Remote Loopback mode
Bit 2
RtsAO – RTS automatic output enable
If RtsAO = 1, the RTS* output pin remains enabled during DMA or character bursts
from the transmit FIFO. If the CTS* input pin goes high, RTS* goes high and trans-
mission is stopped after the current burst is completed.
Bit 1
CtsAE – CTS automatic enable
When clear, the transmitter output enable is independent of the CTS* input pin.
When set, the CTS* input pin is evaluated prior to the transmission of each character.
If CTS* is asserted low, that character is transmitted completely. If CTS* is high,
that character transmission is held until CTS* goes low.
Bit 0
DsrAE – DSR automatic enable
When clear, the receiver input enable is independent of the DSR* input pin.
When set, the DSR* input pin is evaluated at the end of each received character. If
DSR* is asserted low, the receiver input is enabled for the next character. If DSR*
is high, the receiver is disabled until DSR* goes low.
8.2.3.3
COR2 — MNP4/SLIP Mode
SLIP, MNP4, and Automatic In-Band Flow Control modes are only available on Revision B and
later devices.
Bits 7:6
Reserved – must be ‘0’. No in-band flow control in MNP4 mode.
Bits 5:4
Reserved – must be ‘0’.
Register Name: COR2
Register Description: Channel Option Register 2
Default Value: x’00
Access: Byte Read/Write
Intel Hex Address: x’14
Motorola Hex Address: x’17
Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
0000
RLM
RtsAO
CtsAE
DsrAE
相关PDF资料
PDF描述
SCDV5540 5X5 DOT MATRIX DISPLAY, RED, 3.2 mm
SCDV5541 5X5 DOT MATRIX DISPLAY, YELLOW, 3.2 mm
SCDV5543 5X5 DOT MATRIX DISPLAY, GREEN, 3.2 mm
SCF5249LAG120 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144
SCF5250CAG120 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144
相关代理商/技术参数
参数描述
SCD224K122A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K122A3Z25 制造商:Cornell Dubilier Electronics 功能描述:Cap Film 0.22uF 1200V PP 10% (46.99 X 24.6 X 24.1mm) Screw Mount
SCD224K122A3Z25-F 功能描述:薄膜电容器 1200Vdc .22uF 580Vac RoHS:否 制造商:Cornell Dubilier 产品类型: 电介质:Polyester 电容:0.047 uF 容差:10 % 电压额定值:100 V 系列:225P 工作温度范围:- 55 C to + 85 C 端接类型:Radial 引线间隔:9.5 mm
SCD224K162A3-24 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR
SCD224K162A324F 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR