- 您现在的位置：买卖IC网 > PDF目录17102 > ORSO42G5-EV (Lattice Semiconductor Corporation)BOARD EVAL DEV PLATFORM ORSO42G5 PDF资料下载
参数资料
| 型号： | ORSO42G5-EV |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 129/153页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL DEV PLATFORM ORSO42G5 |
| 标准包装： | 1 |
| 系列： | ORCA® 4 系列 |
| 类型： | FPGA |
| 适用于相关产品： | ORSO42G5 |
| 所含物品： | 板，线缆，电源 |
| 其它名称： | ORSO42G5EV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页当前第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
77
The ORSO42G5 and ORSO82G5 core registers do not check for parity on a write operation. On a read operation,
no parity is generated, and a “0” is passed back to the initiating bus master interface on the parity signal line.
Types of Registers
The registers in ORSO42G5 and ORSO82G5 are 8-bit memory locations which, in general, can be classied into
several types:
General Core Status Registers
Read-only registers to convey the status information of various operations within the FPSC core. An example is the
state of the LKI-xx receive PLL lock indicator outside the SERDES.
Alarm Status and Mask Registers
The alarm status registers are enabled or masked by the corresponding alarm enable registers. An example of
such an alarm is the Out-Of-Frame (OOF) bit OOF_xx which is enabled by the corresponding alarm enable bit
OOF_ENxx (xx indicates one of the SERDES channels). (The OOF and BIP error alarms are also available as sig-
nals across the core-FPGA boundary for each channel.) All the alarms for a given channel will be read into a single
status bit (ALARM_STATUS_[AA-BD]). In addition, an event on any of these alarm status bits will generate an inter-
rupt to the FPSC slave of the interrupt cause register on the system bus interface (see technical note TN1017). All
alarm and status registers are clear on read.
Control Registers
Read-write registers to setup the control inputs that dene the operation of the FPSC core. The SERDES block
within the ORSO42G5 and ORSO82G5 core has a set of status and control registers for it’s operation. There is
another group of status and control registers which are implemented outside the SERDES, which are related to the
SERDES and other functional blocks in the FPSC core. They will be described in detail here.
Each SERDES has four independent channels, which are named A, B, C or D. Using this nomenclature, the SER-
DES A channels are named as AA, AB, AC and AD, while SERDES B channels will be BA, BB,BC and BD. The
register address allocation for the ORSO82G5 is shown in Table 20. Detailed descriptions of all of the register bits
Table 20. Memory Space Allocation in the FPSC Core
Address (Hex)
Description
3000x
Channel A in SERDES A block, internal registers (not available in the ORSO42G5)
3001x
Channel B in SERDES A block, internal registers (not available in the ORSO42G5)
3002x
Channel C in SERDES A block, internal registers
3003x
Channel D in SERDES A block, internal registers
3010x
Channel A in SERDES B block, internal registers (not available in the ORSO42G5)
3011x
Channel B in SERDES B block, internal registers (not available in the ORSO42G5)
3012x
Channel C in SERDES B block, internal registers
3013x
Channel D in SERDES B block, internal registers
3080x
Channel AA registers outside the SERDES (not available in the ORSO42G5)
3081x
Channel AB registers outside the SERDES (not available in the ORSO42G5)
3082x
Channel AC registers outside the SERDES
3083x
Channel AD registers outside the SERDES
3090x
Channel BA registers outside the SERDES (not available in the ORSO42G5)
3091x
Channel BB registers outside the SERDES (not available in the ORSO42G5)
3092x
Channel BC registers outside the SERDES
3093x
Channel BD registers outside the SERDES
30Axx
All Channels registers
相关PDF资料 |
PDF描述 |
|---|---|
| EEM22DTAT-S189 | CONN EDGECARD 44POS R/A .156 SLD |
| ECC20DRES | CONN EDGECARD 40POS .100 EYELET |
| AT-S-26-4/4/W-25-R | MOD CORD STANDARD 4-4 WHITE 25' |
| EEC40DREI | CONN EDGECARD 80POS .100 EYELET |
| 0210490869 | CABLE JUMPER 1.25MM .203M 17POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ORSO82G5 | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs |
| ORSO82G5-1BM680C | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORSO82G5-1BM680I | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORSO82G5-1F680C | 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORSO82G5-1F680I | 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
发布紧急采购，3分钟左右您将得到回复。