收藏本站
参数资料
型号： ORSO42G5-EV
厂商： Lattice Semiconductor Corporation
文件页数： 96/153页
文件大小： 0K
描述： BOARD EVAL DEV PLATFORM ORSO42G5
标准包装： 1
系列： ORCA® 4 系列
类型： FPGA
适用于相关产品： ORSO42G5
所含物品： 板，线缆，电源
其它名称： ORSO42G5EV
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
47
ORSO42G5 Conguration
At startup, the legacy SERDES channel logic must be powered down and removed from any multi-channel align-
ment groups:
Setting bit 1 to one in registers at locations 30002, 30012, 30102 and 30112 powers down the legacy logic. (Note
that the reset value for these bits is 0.)
Setting bit 1 to zero (reset condition) in the register at locations 30802, 30812, 30902 and 30912 removes the
legacy logic from any alignment group.
Register settings for SONET multi-channel alignment are shown in Table 7.
Table 7. Multichannel Alignment Modes – ORSO42G5
To align two channels in SERDES A:
FMPU_SYNMODE_AC = 01 (Register Location 30822)
FMPU_SYNMODE_AD = 01 (Register Location 30832)
To align two channels in SERDES B:
FMPU_SYNMODE_BC = 01 (Register Location 30922)
FMPU_SYNMODE_BD = 01 (Register Location 30932)
To align all four channels:
FMPU_SYNMODE_AC = 11 (Register Location 30822)
FMPU_SYNMODE_AD = 11 (Register Location 30832)
FMPU_SYNMODE_BC = 11 (Register Location 30922)
FMPU_SYNMODE_BD = 11 (Register Location 30932)
To enable/disable multi-channel alignment of individual channels within a multi-channel alignment group:
FMPU_STR_EN_xx = 1 enabled
FMPU_STR_EN_xx = 0 disabled
where xx = [AC,AD,BC,BD]
To resynchronize a multichannel alignment group set the following bits to one, and then set to zero:
FMPU_RESYNC4 for four channels, AC, AD, BC and BD. (Register Location 30A04, bit 7)
FMPU_RESYNCA2 for dual channels, AC and AD. (Register Location 30A04, bit 2)
FMPU_RESYNCB2 for dual channels, BC and BD. (Register Location 30A04, bit 5)
To resynchronize an independent channel (resetting the write and the read pointer of the FIFO) set the following
bits to one, and then set to zero.
FMPU_RESYNC1_xx (Register Locations 30824, 20834, 30924 and 30934, bit 7) where xx is one of AC, AD, BC
or BD.
Register Bits
FMPU_SYNMODE_xx[2:3]
Mode
00
No multichannel alignment
01
Twin channel alignment
11
Four channel alignment
Note: xx = [AC,AD,BC,BD]
相关PDF资料
PDF描述
EEM22DTAT-S189 CONN EDGECARD 44POS R/A .156 SLD
ECC20DRES CONN EDGECARD 40POS .100 EYELET
AT-S-26-4/4/W-25-R MOD CORD STANDARD 4-4 WHITE 25'
EEC40DREI CONN EDGECARD 80POS .100 EYELET
0210490869 CABLE JUMPER 1.25MM .203M 17POS
相关代理商/技术参数
参数描述
ORSO82G5 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
ORSO82G5-1BM680C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-1BM680I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-1F680C 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-1F680I 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*