收藏本站
参数资料
型号： ORSO42G5-EV
厂商： Lattice Semiconductor Corporation
文件页数： 4/153页
文件大小： 0K
描述： BOARD EVAL DEV PLATFORM ORSO42G5
标准包装： 1
系列： ORCA® 4 系列
类型： FPGA
适用于相关产品： ORSO42G5
所含物品： 板，线缆，电源
其它名称： ORSO42G5EV
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
101
Table 36. Common Control Register Descriptions – ORSO82G5
(0x)
Absolute
Address
Bit
Name
Reset
Value
(0x)
Description
Mode
30A00
[0:1]
RCKSELB
00
“00” - Channel BA source for clock RCK78B
“01” - Channel BB source for clock RCK78B
“10” - Channel BC source for clock RCK78B
“11” - Channel BD source for clock RCK78B
Both
[2:3]
TCKSELB
“00” - Channel BA source for clock TCK78B
“01” - Channel BB source for clock TCK78B
“10” - Channel BC source for clock TCK78B
“11” - Channel BD source for clock TCK78B
Both
[4:5]
RCKSELA
“00” - Channel AA source for clock RCK78A
“01” - Channel AB source for clock RCK78A
“10” - Channel AC source for clock RCK78A
“11” - Channel AD source for clock RCK78A
Both
[6:7]
TCKSELA
“00” - Channel AA source for clock TCK78A
“01” - Channel AB source for clock TCK78A
“10” - Channel AC source for clock TCK78A
“11” - Channel AD source for clock TCK78A
Both
30A01
[0:2]
CELL_SIZE
00
Cell Size, Three bits to set cell size.
“000” - Cell size is 75 bytes,
“001” - Cell size is 79 bytes,
“010” - Cell size is 83 bytes,
“011” - Cell size is 91 bytes
These are the only supported cell sizes.
Cell
[3:7]
RX_FIFO_MIN
Set Minimum threshold value for alignment
FIFO in SONET mode. When the read address
for the FIFO is below this value at the time when
write address is zero, it indicates that the FIFO
is near overow. This event will go high only
once during a frame when a framing byte has
been detected by the aligner. The default
threshold value is “00000”.
SONET
30A02
0
TX_DISABLE_ON_RDI
00
Transmitter Disable on RDI (Detection), If
TX_DISABLE_ON_RDI = 1 - No cell data is
transmitted on a link in which a RDI has been
detected by the corresponding link’s receiver. If
this bit is set to 0, cell data will be transmitted on
a link irrespective of detection of a RDI.
Cell
[1:3]
RSVD
Reserved
—
4
SCHAR_ENA
SCHAR_ENA = 1 enables SERDES character-
ization of SERDES B. Refer to section
Factory
Test
5
SCHAR_TXSEL
SCHAR_TXSEL =1 is a Select Tx option which
will cause chip ports to directly control the SER-
DES low-speed transmit ports of one of the
channels selected by SCHAR_CHAN
Factory
Test
6:7
SCHAR_CHAN
“00” - Select channel BA to test
“01” - Select channel BB to test
“10” - Select channel BC to test
“11” - Select channel BD to test
Factory
Test
相关PDF资料
PDF描述
EEM22DTAT-S189 CONN EDGECARD 44POS R/A .156 SLD
ECC20DRES CONN EDGECARD 40POS .100 EYELET
AT-S-26-4/4/W-25-R MOD CORD STANDARD 4-4 WHITE 25'
EEC40DREI CONN EDGECARD 80POS .100 EYELET
0210490869 CABLE JUMPER 1.25MM .203M 17POS
相关代理商/技术参数
参数描述
ORSO82G5 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
ORSO82G5-1BM680C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-1BM680I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-1F680C 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-1F680I 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*