C161U
Power Reduction Modes
Preliminary Data Sheet
380
02.2000
PRELIMINARY
PRE
LI
M
INAR
Y
- E
XC
ER
PT
-
Continuation with standard Idle mode as configured with register SYSCON3 if
the interrupt is not enabled with the individual Interrupt Enable flag in its interrupt
control register. Note: In standard Idle mode the watchdog timer has to be serviced.
For description of SYSCON3 see description of Peripheral Management Module.
As wakeup from Idle mode, wakeup from Sleep mode is performed with any enabled
interrupt request. Sleep mode is terminated and the before selected (and above
described) continuation of processing is executed, if one of the following interrupts occur:
Fast External Interrupts (EXxINT). All fast external interrupts can be selected for
wakeup from Sleep mode by defining the related trigger transitions (edges) in the
EXICON register. All transition types are allowed also in Sleep mode.
Alternate sources for Fast External Interrupts (EXxINT) as defined by the EXISEL
register. If selected, transitions on receive lines of serial interface controllers (ASC,
SSC, IOM-2, USB) can be used for wakeup from Sleep mode.
RTC Timer T14 cyclic interrupt. For waking up from Sleep mode via RTC T14
interrupt, the RTC operation during Sleep mode must be selected in bitfield
SLEEPCON within register SYSCON1. Additionally, the RTC interrupt must be
enabled in the Interrupt Subnode Control register ISNC.
RTC interrupt(s). With new real time clock, additional RTC interrupts can be enabled
via the Interrupt Subnode Control register RTCISNC. For wakeup, RTC operation
during Sleep mode must be selected in SYSCON1. This function is not supported in
C167CS.
Non-Maskable Interrupt NMI. A high-to-low transition on NMI pin always terminates
the Sleep mode. The NMI input is filtered for spike suppression. (Planned: Input
signals shorter than 10ns are suppressed, detection is guaranteed for minimum 150ns
NMI signal).
Setup Lengthening Control (Start Delay)
Contrary to Idle mode, after wakup from Sleep mode at first the ramp-up of clock system
(oscillator and PLL) has to be controlled before any CPU operation can be started. Only
when the clock system is locked on configured frequency, the following processing is
identical to wakeup from Idle mode.
Note: This setup lengthening function is very similar to the start delay after HW-reset
because of reset lengthening conditions (see reset section). Setup lengthening
uses the same lengthening control signals as reset lengthening, but after setup the
program start is controlled with the trailing edge of a setup-active signal (contrary
to the RST signal in case of reset lengthening) which is provided to the core to
delay the execution of first instruction. The system hold state during setup is
controlled by start delay of clock distribution.