- 您现在的位置：买卖IC网 > PDF目录1987 > AD9547BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9547BCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 22/104页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9547 Mask Change 20/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750kHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
AD9547
Data Sheet
Rev. E | Page 24 of 104
GETTING STARTED
POWER-ON RESET
The AD9547 monitors the voltage on the power supplies at power-
up. When DVDD3 is greater than 2.35 V ± 0.1 V and DVDD (Pin
1, Pin 6, Pin 8, Pin 53, Pin 59, and Pin 64) is greater than 1.4 V ±
0.05 V, the device generates a 75 ns reset pulse. The power-up reset
pulse is internaland independent of the RESET pin. This internal
power-up reset sequence eliminates the need for the user to provide
external power supply sequencing. Within 45 ns after the leading
edge of the internal reset pulse, the M0 to M7 multifunction pins
function as high impedance digital inputs and continue to do so
until programmed otherwise.
INITIAL M0 TO M7 PIN PROGRAMMING
During a device reset (either via the power-up reset pulse or the
RESET pin), the multifunction pins (M0 to M7) function as
high impedance inputs, but upon removal of the reset condition,
level-sensitive latches capture the logic pattern present on the
multifunction pins. The AD9547 requires that the user supply
the desired logic state to the M0 to M7 pins by means of pull-up
and/or pull-down resistors (nominally 10 kΩ to 30 kΩ).
The initial state of the M0 toM7 pins following a reset is referred
to as FncInit, Bits[7:0]. Bits[7:0] of FncInit map directly to the
logic states of M[7:0], respectively. The three LSBs of FncInit
(FncInit, Bits[2:0]) determine whether the serial port interface
functions according to the SPI or the I2C protocol. Specifically,
FncInit, Bits[2:0] = 000 selects the SPI interface. Any other value
selects the I2C port, with the three LSBs of the I2C bus address
set to the value of FncInit, Bits[2:0].
The five MSBs of FncInit (FncInit, Bits[7:3]) determine the opera-
tion of the EEPROM loader. On the falling edge of RESET, if
FncInit, Bits[7:3] = 00000, then the EEPROM contents are not
transferred to the controlregisters and the device registers assume
their default values. However, if FncInit, Bits[7:3] ≠ 00000, then
the EEPROM controller transfers the contents of the EEPROM
to the control registers with CONDITION = FncInit, Bits[7:3]
(see the EEPROM section).
DEVICE REGISTER PROGRAMMING
The initial state of the M0 toM7 pins establishes the serialI/O port
protocol (SPI or I2C). Using the appropriate serialport protocol,
and assuming that an EEPROMdownload is not used, program the
device according tothe recommended sequence that follows.
1. Program the system clock functionality.
The system clock parameters reside in the 0x100 register
address space. They include the following:
System clock PLL controls
System clock period
System clock stability timer
It is essential to program the system clock period because many
of the AD9547 subsystems rely on this value. It is highly recom-
mended that the system clock stability timer be programmed, as
well. This is especially important when using the system clock PLL
but also applies if using an external systemclock source, especially
if the external source is not expected to be completely stable when
power is applied to the AD9547.
2. Initialize the system clock.
After the system clock functionality is programmed, issue an I/O
update using Register 0x0005, Bit 0 to invoke the system clock
settings.
3. Calibrate the system clock (only if using SYSCLK PLL).
Set the calibrate system clock bit in the cal/sync register (Address
0x0A02, Bit 0) and issue an I/O update. Then clear the calibrate
system clock bit and issue another I/O update. This action allows
time for the calibration toproceed while programming the
remaining device registers.
4. Program the multifunction pins (optional).
This step is required only if the user intends to use any of the
multifunction pins for status or control. The multifunction pin
parameters reside in the 0x0200 register address space. The
default configuration of the multifunction pins is as undesignated
high impedance input pins.
5. Program the IRQ functionality (optional).
This step is required only if the user intends to use the IRQ feature.
IRQ controlresides in the 0x0200 register address space. It includes
the following:
IRQ pin mode control
IRQ mask
The IRQ mask default values prevent interrupts from being
generated. The IRQ pin mode default is open-drain NMOS.
6. Program the watchdog timer (optional).
This step is required only if the user intends to use the watchdog
timer. Watchdog timer controlresides in the 0x0200 register
address space. The watchdog timer is disabled by default.
7. Program the DAC full-scale current (optional).
This step is required only if the user intends to use a full-scale
current setting other than the default value. DAC full-scale
current control resides in the 0x0200 register address space.
8. Program the digital phase-locked loop (DPLL).
The DPLL parameters reside in the 0x0300 register address
space. They include the following:
Free-run frequency (DDS frequency tuning word)
DDS phase offset
DPLL pull-in range limits
DPLL closed-loop phase offset
Phase slew control (for hitless reference switching)
Tuning word history control (for holdover operation)
9. Program the clock distribution outputs.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9548BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9548 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer |
| AD9548/PCBZ | 功能描述:BOARD EVAL FOR AD9548 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9548/PCBZ | 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board |
| AD9548BCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
| AD9548BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。