- 您现在的位置：买卖IC网 > PDF目录1987 > AD9547BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9547BCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 59/104页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9547 Mask Change 20/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750kHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
AD9547
Data Sheet
Rev. E | Page 58 of 104
I/O PROGRAMMING REGISTERS
The register map spans an address range from 0x0000 through
0x0E3F (0 to 3647, decimal). Each address provides access to
one byte (eight bits) of data. Each individual register is
identified by its four-digit hexadecimal address (for example,
Register 0x0A10). In some cases, a group of addresses
collectively define a register (for example, the IRQ mask
register consists of Register 0x0209, Register 0x020A,
Register 0x020B, Register 0x020C, Register 0x020D,
Register 0x020E, Register 0x020F, and Register 0x0210).
In general, when a group of registers defines a control para-
meter, the LSB of the value resides in the D0 position of the
register with the lowest address. The bit weight increases from
right to left, from the lowest register address to the highest
register address. For example, the default value of the incre-
mental phase lock offset step size register (Address 0x0314 to
Address 0x0315) is the 16-bit hexadecimal number, 0x03E8
(not 0xE803). Note that the EEPROM storage sequence regi-
sters (Address 0x0E10 to Address 0x0E3F) are an exception to
this convention (see the EEPROM Instructions section).
BUFFERED/ACTIVE REGISTERS
There are two broad categories of registers on the AD9547:
buffered and active (see Figure 65). Buffered registers are
those that can be written to directly from the serial port.
They do not need an I/O update to apply their contents to the
internal device functions. In contrast, active registers require
an I/O update to transfer data between the buffered registers
and the internal device functions. In operation, the user
programs as many buffered registers as desired and then issues
an I/O update. The I/O update is performed by writing to
Register 0x0005, Bit 0 = 1 (or by the external application of
the necessary logic level to one of the multifunction pins
previously programmed as an I/O update input). The contents
of the buffered registers that are connected directly to the
internal device functions affect those functions immediately.
The contents of buffered registers that connect to active
registers do not affect the internal device functions until the
I/O update event occurs.
An S or C in the Opt column of the register map identifies an
active register (otherwise, it is a buffered register). An S entry
means that the I/O update signal to the active register is
synchronized with the serial port clock or with an input signal
driving one of the multifunction pins. On the other hand, a C
entry means that the I/O update signal to the active register is
synchronized with a clock signal derived from the internal
When reading back a register that has both buffered and active
contents, Register 0x0004, Bit 0 can be used to select whether
to read back the buffered or active contents. Read-back of the
active contents occurs when Register 0x0004, Bit 0= 0,
whereas readback of the buffered contents occurs
when Register 0x0004, Bit 0 = 1. Note that a read-only active
register requires an I/O update before its contents can be read.
AC
T
IV
E
C
R
EG
IST
ER
S
AC
T
IV
E
S
R
E
G
IST
ERS
I/O
U
P
D
A
TE
T
O
I
N
T
E
RNAL
D
E
V
ICE
F
UNC
T
IO
NS
B
U
F
E
R
ED
R
E
GIS
T
E
R
S
FROM
MULTIFUNCTION
PIN LOGIC
SERIAL
CONTROL
PORT
fS/32
EDGE
DETECT
CS/SDA
SCLK/SCL
SDIO
SDO
5
3
4
2
08
300-
041
Figure 65. Buffered and Active Registers
AUTOCLEARING REGISTERS
An A in the Opt column of the register map identifies an auto-
clearing register. Typically, the active value for an autoclearing
register takes effect following an I/O update. The bit is cleared by
the internal device logic upon completion of the prescribed action.
REGISTER ACCESS RESTRICTIONS
Read and write access to the registers may be restricted, depending
on the register in question, the source and direction of access,
and the current state of the device. Each register can be classified
into one or more access types. When more than one type applies,
the most restrictive condition that applies at that time is used.
When access is denied to a register, all attempts to read the register
return a 0 byte, and all attempts to write to the register are ignored.
Access to nonexistent registers is handled in the same way as for
a denied register.
Regular Access
Registers with regular access do not fall into any other category.
Both read and write access to registers of this type can be from
the serial port or the EEPROM controller. However, only one of
these sources can have access to a register at any given time (access
is mutually exclusive). When the EEPROM controller is active,
either in load or store mode, it has exclusive access to the registers.
Read-Only Access
An R in the Opt column of the register map identifies read-only
registers. Access is available at all times, including when the
EEPROM controller is active.
Exclusion from EEPROM Access
An E in the Opt column of the register map identifies a register
with contents that are inaccessible to the EEPROM. That is, the
contents of this type of register cannot be transferred directly to
the EEPROM or vice versa. Note that read-only registers (R) are
inaccessible to the EEPROM, as well.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9548BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9548 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer |
| AD9548/PCBZ | 功能描述:BOARD EVAL FOR AD9548 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9548/PCBZ | 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board |
| AD9548BCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
| AD9548BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。