- 您现在的位置：买卖IC网 > PDF目录1987 > AD9547BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF资料下载
参数资料
| 型号： | AD9547BCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 51/104页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 产品变化通告： | AD9547 Mask Change 20/Oct/2010 |
| 标准包装： | 750 |
| 类型： | 时钟/频率发生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum |
| 输入： | CMOS，LVDS，LVPECL |
| 输出： | CMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 750kHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
AD9547
Data Sheet
Rev. E | Page 50 of 104
SERIAL CONTROL PORT
M7
M0
M1
M2
M3
M4
M5
M6
13-BIT ADDRESS
SPACE
READ-ONLY
REGION
READ/WRITE
REGION
ANALOG BLOCKS AND
DIGITAL CORE
POWER-ON RESET
SERIAL CONTROL ARBITER
SPI
I2C
EEPROM
CONTROLLER
400kHz
MULTI-
FUNCTION
PIN CONTROL
LOGIC
SCLK/SCL
CS/SDA
SDIO
SDO
EEPROM
0
8300-
026
Figure 50. Serial Port Functional Diagram
The AD9547 serial control port is a flexible, synchronous serial
communications port that provides a convenient interface to many
industry-standard microcontrollers and microprocessors. The
AD9547 serial control port is compatible with most synchronous
transfer formats, including Philips I2C, Motorola SPI, and
Intel SSR protocols. The serial control port allows read/write
access to the AD9547 register map.
In SPI mode, single or multiple byte transfers are supported.
The SPI port configuration is programmable via Register 0x0000.
This register is integrated into the SPI control logic rather than
the register map and is distinct from the I2C Register 0x0000.
It is also inaccessible to the EEPROM controller.
A functional diagram of the serial control port, including its
relationship to the EEPROM, appears in Figure 50.
protocols, only one is active following power-up (as determined
by the multifunction pins, M0 to M2, during the startup sequence).
That is, the only way to change the serial port protocol is to reset
the device (or cycle the device power supply). Both protocols
use a common set of control pins as shown in Figure 51.
AD9547
SCLK/SCL
CS/SDA
SDO
SDIO
2
5
4
3
SERIAL
CONTROL
PORT
08300-
027
Figure 51. Serial Control Port
SPI/I2C PORT SELECTION
Because the AD9547 supports both the SPI and I2C protocols,
the active serial port protocol depends on the logic state of the
three multifunction pins, M0 to M2, at startup. If all three pins
are set to Logic 0 at startup, the SPI protocol is active. Otherwise,
the I2C protocol is active with seven different I2C slave address
settings that are based on the startup logic pattern on the M0 to
M2 pins (see Table 30). Note that the four MSBs of the slave
address are hardware coded as 1001.
Table 30. Serial Port Mode Selection
M2
M1
M0
Serial Port Mode
0
SPI
0
1
IC (address = 1001001)
0
1
0
IC (address = 1001010)
0
1
IC (address = 1001011)
1
0
IC (address = 1001100)
1
0
1
IC (address = 1001101)
1
0
IC (address = 1001110)
1
IC (address = 1001111)
SPI SERIAL PORT OPERATION
Pin Descriptions
The SCLK (serial clock) pin (SCLK/SCL) serves as the serial
shift clock. This pin is an input. SCLK synchronizes serial
control port read and write operations. The rising edge SCLK
registers write data bits, and the falling edge registers read data
bits. The SCLK pin supports a maximum clock rate of 40 MHz.
The SDIO (serial data input/output) pin is a dual-purpose pin
and acts either as an input only (unidirectional mode) or as both
an input and an output (bidirectional mode). The AD9547
default SPI mode is bidirectional.
The SDO (serial data out) pin is useful only in unidirectional
I/O mode. It serves as the data output pin for read operations.
The CS (chip select) pin (CS/SDA) is an active low control that
gates read and write operations. This pin is internally connected
to a 30 kΩ pull-up resistor. When CS is high, the SDO and
SDIO pins go into a high impedance state.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9548BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9548 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer |
| AD9548/PCBZ | 功能描述:BOARD EVAL FOR AD9548 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9548/PCBZ | 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board |
| AD9548BCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
| AD9548BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。