- 您现在的位置：买卖IC网 > PDF目录262949 > MT46H16M32LFB5-6IT:C 16M X 32 DDR DRAM, PBGA90 PDF资料下载
参数资料
| 型号： | MT46H16M32LFB5-6IT:C |
| 元件分类： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, PBGA90 |
| 封装： | 13 X 8 MM, GREEN, PLASTIC, VFBGA-90 |
| 文件页数： | 28/95页 |
| 文件大小： | 3228K |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页
Commands
(page 35), followed by a written description of each command. Three additional truth
commands and current/next state information.
Table 16: Truth Table – Commands
CKE is HIGH for all commands shown except SELF REFRESH and DEEP POWER-DOWN; all states and sequences not shown
are reserved and/or illegal
Name (Function)
CS#
RAS#
CAS#
WE#
Address
Notes
DESELECT (NOP)
H
X
NO OPERATION (NOP)
L
H
X
ACTIVE (select bank and activate row)
L
H
Bank/row
READ (select bank and column, and start READ burst)
L
H
L
H
Bank/column
WRITE (select bank and column, and start WRITE burst)
L
H
L
Bank/column
BURST TERMINATE or DEEP POWER-DOWN (enter deep
power-down mode)
L
H
L
X
PRECHARGE (deactivate row in bank or banks)
L
H
L
Code
AUTO REFRESH (refresh all or single bank) or SELF RE-
FRESH (enter self refresh mode)
L
H
X
LOAD MODE REGISTER
L
Op-code
Notes: 1. DESELECT and NOP are functionally interchangeable.
2. BA0–BA1 provide bank address and A[0:I] provide row address (where I = the most signif-
icant address bit for each configuration).
3. BA0–BA1 provide bank address; A[0:I] provide column address (where I = the most signif-
icant address bit for each configuration); A10 HIGH enables the auto precharge feature
(nonpersistent); A10 LOW disables the auto precharge feature.
4. Applies only to READ bursts with auto precharge disabled; this command is undefined
and should not be used for READ bursts with auto precharge enabled and for WRITE bursts.
5. This command is a BURST TERMINATE if CKE is HIGH and DEEP POWER-DOWN if CKE is
LOW.
6. A10 LOW: BA0–BA1 determine which bank is precharged.
A10 HIGH: all banks are precharged and BA0–BA1 are “Don’t Care.”
7. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
8. Internal refresh counter controls row addressing; in self refresh mode all inputs and I/Os
are “Don’t Care” except for CKE.
9. BA0–BA1 select the standard mode register, extended mode register, or status register.
Micron Confidential and Proprietary
Advance
512Mb: x16, x32 Mobile LPDDR SDRAM
Commands
PDF: 09005aef83dd2b3e
t67m_512mb_mobile_lpddr.pdf - Rev. B 2/10 EN
34
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相关PDF资料 |
PDF描述 |
|---|---|
| ML1I-65656L-100CB | 32K X 8 STANDARD SRAM, 100 ns, CDIP28 |
| M95160-MB6TP | 2K X 8 SPI BUS SERIAL EEPROM, DSO8 |
| M95160-WMB3T | 2K X 8 SPI BUS SERIAL EEPROM, DSO8 |
| MT45W2MV16BAFB-601WT | 2M X 16 PSEUDO STATIC RAM, 60 ns, PBGA54 |
| MT45W2MV16BAFB-706LIT | 2M X 16 PSEUDO STATIC RAM, 70 ns, PBGA54 |
相关代理商/技术参数 |
参数描述 |
|---|
发布紧急采购，3分钟左右您将得到回复。