参数资料
型号: MT46H16M32LFB5-6IT:C
元件分类: DRAM
英文描述: 16M X 32 DDR DRAM, PBGA90
封装: 13 X 8 MM, GREEN, PLASTIC, VFBGA-90
文件页数: 84/95页
文件大小: 3228K
Figure 45: Bank Read – Without Auto Precharge
CK
CK#
CKE
A10
BA0, BA1
tCK
tCH
tCL
tIS tIH
Row
tRCD
tRAS6
tRC
tRP
CL = 2
DM
T0
T1
T2
T3
T4
T5
T5n
T6n
T6
T7
T8
DQ7,8
DQS7
Case 1: tAC (MIN) and tDQSCK (MIN)
Case 2: tAC (MAX) and tDQSCK (MAX)
DQ7,8
DQS7
tHZ (MAX)
NOP1
Command
ACTIVE
Row
Col n
READ2
Bank x
Row
Bank x
ACTIVE
Bank x
NOP1
Don’t Care
Transitioning Data
Address
PRE3
Bank x5
tRPRE
tAC (MAX)
All banks
One bank
DOUT
tLZ (MIN)
tDQSCK (MIN)
tAC (MIN)
tRPST
tDQSCK (MAX)
Note 4
DOUT
Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at
these times.
2. BL = 4 in the case shown.
3. PRE = PRECHARGE.
4. Disable auto precharge.
5. Bank x at T5 is “Don’t Care” if A10 is HIGH at T5.
6. The PRECHARGE command can only be applied at T5 if tRAS (MIN) is met.
7. Refer to Figure 29 (page 67) and Figure 30 (page 68) for DQS and DQ timing details.
8. DOUTn = data out from column n.
Micron Confidential and Proprietary
Advance
512Mb: x16, x32 Mobile LPDDR SDRAM
Auto Precharge
PDF: 09005aef83dd2b3e
t67m_512mb_mobile_lpddr.pdf - Rev. B 2/10 EN
85
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
ML1I-65656L-100CB 32K X 8 STANDARD SRAM, 100 ns, CDIP28
M95160-MB6TP 2K X 8 SPI BUS SERIAL EEPROM, DSO8
M95160-WMB3T 2K X 8 SPI BUS SERIAL EEPROM, DSO8
MT45W2MV16BAFB-601WT 2M X 16 PSEUDO STATIC RAM, 60 ns, PBGA54
MT45W2MV16BAFB-706LIT 2M X 16 PSEUDO STATIC RAM, 70 ns, PBGA54
相关代理商/技术参数
参数描述