参数资料
型号: MT46H16M32LFB5-6IT:C
元件分类: DRAM
英文描述: 16M X 32 DDR DRAM, PBGA90
封装: 13 X 8 MM, GREEN, PLASTIC, VFBGA-90
文件页数: 74/95页
文件大小: 3228K
Figure 38: WRITE-to-READ – Uninterrupting
tDQSSnom
CK
CK#
Command1
WRITE2,3
NOP
READ
NOP
Address
Bank a,
Col b
Bank a,
Col n
NOP
T0
T1
T2
T3
T2n
T4
T5
T1n
T6
T6n
tWTR4
CL = 2
DQ5
DQS
DM
tDQSS
tDQSSmin
CL = 2
DQ5
DQS
DM
tDQSS
tDQSSmax
CL = 2
DQ5
DQS
DM
tDQSS
Don’t Care
Transitioning Data
T5n
DIN
DOUT
DIN
DOUT
DIN
Notes: 1. The READ and WRITE commands are to the same device. However, the READ and WRITE
commands may be to different devices, in which case tWTR is not required and the
READ command could be applied earlier.
2. A10 is LOW with the WRITE command (auto precharge is disabled).
3. An uninterrupted burst of 4 is shown.
4. tWTR is referenced from the first positive CK edge after the last data-in pair.
5. DINb = data-in for column b; DOUTn = data-out for column n.
Micron Confidential and Proprietary
Advance
512Mb: x16, x32 Mobile LPDDR SDRAM
WRITE Operation
PDF: 09005aef83dd2b3e
t67m_512mb_mobile_lpddr.pdf - Rev. B 2/10 EN
76
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
ML1I-65656L-100CB 32K X 8 STANDARD SRAM, 100 ns, CDIP28
M95160-MB6TP 2K X 8 SPI BUS SERIAL EEPROM, DSO8
M95160-WMB3T 2K X 8 SPI BUS SERIAL EEPROM, DSO8
MT45W2MV16BAFB-601WT 2M X 16 PSEUDO STATIC RAM, 60 ns, PBGA54
MT45W2MV16BAFB-706LIT 2M X 16 PSEUDO STATIC RAM, 70 ns, PBGA54
相关代理商/技术参数
参数描述