参数资料
型号: MT46H16M32LFB5-6IT:C
元件分类: DRAM
英文描述: 16M X 32 DDR DRAM, PBGA90
封装: 13 X 8 MM, GREEN, PLASTIC, VFBGA-90
文件页数: 33/95页
文件大小: 3228K
Figure 12: PRECHARGE Command
CS#
WE#
CAS#
RAS#
CKE
A10
BA0, BA1
HIGH
All banks
Single bank
Bank
CK
CK#
Don’t Care
Address
Note: 1. If A10 is HIGH, bank address becomes “Don’t Care.”
BURST TERMINATE
The BURST TERMINATE command is used to truncate READ bursts with auto pre-
charge disabled. The most recently registered READ command prior to the BURST
TERMINATE command will be truncated, as described in READ Operation (page 59).
The open page from which the READ was terminated remains open.
AUTO REFRESH
AUTO REFRESH is used during normal operation of the device and is analogous to CAS#-
BEFORE-RAS# (CBR) REFRESH in FPM/EDO DRAM. The AUTO REFRESH command is
nonpersistent and must be issued each time a refresh is required.
Addressing is generated by the internal refresh controller. This makes the address bits a
“Don’t Care” during an AUTO REFRESH command.
For improved efficiency in scheduling and switching between tasks, some flexibility in
the absolute refresh interval is provided. The auto refresh period begins when the AU-
TO REFRESH command is registered and ends tRFC later.
Micron Confidential and Proprietary
Advance
512Mb: x16, x32 Mobile LPDDR SDRAM
Commands
PDF: 09005aef83dd2b3e
t67m_512mb_mobile_lpddr.pdf - Rev. B 2/10 EN
39
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
ML1I-65656L-100CB 32K X 8 STANDARD SRAM, 100 ns, CDIP28
M95160-MB6TP 2K X 8 SPI BUS SERIAL EEPROM, DSO8
M95160-WMB3T 2K X 8 SPI BUS SERIAL EEPROM, DSO8
MT45W2MV16BAFB-601WT 2M X 16 PSEUDO STATIC RAM, 60 ns, PBGA54
MT45W2MV16BAFB-706LIT 2M X 16 PSEUDO STATIC RAM, 70 ns, PBGA54
相关代理商/技术参数
参数描述