参数资料
型号: MT46H16M32LFB5-6IT:C
元件分类: DRAM
英文描述: 16M X 32 DDR DRAM, PBGA90
封装: 13 X 8 MM, GREEN, PLASTIC, VFBGA-90
文件页数: 54/95页
文件大小: 3228K
Bank/Row Activation
Before any READ or WRITE commands can be issued to a bank within the device, a row
in that bank must be opened. This is accomplished via the ACTIVE command, which
selects both the bank and the row to be activated (see Figure 9 (page 36)). After a row is
opened with the ACTIVE command, a READ or WRITE command can be issued to that
row, subject to the tRCD specification.
A subsequent ACTIVE command to a different row in the same bank can only be issued
after the previous active row has been precharged. The minimum time interval between
successive ACTIVE commands to the same bank is defined by tRC.
A subsequent ACTIVE command to another bank can be issued while the first bank is
being accessed, which results in a reduction of total row access overhead. The mini-
mum time interval between successive ACTIVE commands to different banks is defined
by tRRD.
Micron Confidential and Proprietary
Advance
512Mb: x16, x32 Mobile LPDDR SDRAM
Bank/Row Activation
PDF: 09005aef83dd2b3e
t67m_512mb_mobile_lpddr.pdf - Rev. B 2/10 EN
58
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
ML1I-65656L-100CB 32K X 8 STANDARD SRAM, 100 ns, CDIP28
M95160-MB6TP 2K X 8 SPI BUS SERIAL EEPROM, DSO8
M95160-WMB3T 2K X 8 SPI BUS SERIAL EEPROM, DSO8
MT45W2MV16BAFB-601WT 2M X 16 PSEUDO STATIC RAM, 60 ns, PBGA54
MT45W2MV16BAFB-706LIT 2M X 16 PSEUDO STATIC RAM, 70 ns, PBGA54
相关代理商/技术参数
参数描述