参数资料
型号: SPMC16V1CPU20
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100
封装: TQFP-100
文件页数: 6/128页
文件大小: 571K
代理商: SPMC16V1CPU20
MC68HC16V1
MOTOROLA
MC68HC16V1TS/D
103
CPOL — Clock Polarity
0 = The inactive state value of SCK is logic level zero.
1 = The inactive state value of SCK is logic level one.
CPOL is used to determine the inactive state value of the serial clock (SCK). It is used with CPHA to
produce a desired clock/data relationship between master and slave devices.
CPHA — Clock Phase
0 = Data is captured on the leading edge of SCK and changed on the following edge of SCK.
1 = Data is changed on the leading edge of SCK and captured on the following edge of SCK.
CPHA determines which edge of SCK causes data to change and which edge causes data to be cap-
tured. CPHA is used with CPOL to produce a desired clock/data relationship between master and slave
devices. CPHA is set at reset.
SPBR[7:0] — Serial Clock Baud Rate
The QSPI uses a modulus counter to derive SCK baud rate from the MCU system clock. Baud rate is
selected by writing a value from 2 to 255 into the SPBR[7:0] field. The following equation determines
the SCK baud rate:
or
Giving SPBR[7:0] a value of zero or one disables the baud rate generator. SCK is disabled and as-
sumes its inactive state value. No serial transfers occur. At reset, baud rate is initialized to one eighth
of the system clock frequency.
SPCR1 contains parameters for configuring the QSPI before it is enabled. The CPU can read and write
this register, but the QSM has read access only, except for SPE, which is automatically cleared by the
QSPI after completing all serial transfers, or when a mode fault occurs.
SPE — QSPI Enable
0 = QSPI is disabled. QSPI pins can be used for general-purpose I/O.
1 = QSPI is enabled. Pins allocated by PQSPAR are controlled by the QSPI.
DSCKL[6:0] — Delay before SCK
When the DSCK bit in command RAM is set, this field determines the length of delay from PCS valid to
SCK transition. PCS can be any of the four peripheral chip-select pins. The following equation deter-
mines the actual delay before SCK:
where DSCKL[6:0] equals {1, 2, 3,..., 127}.
When the DSCK value of a queue entry equals zero, then DSCKL[6:0] is not used. Instead, the PCS
valid-to-SCK transition is one-half SCK period.
SPRC1 — QSPI Control Register 1
$YFFC1A
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SPE
DSCKL[6:0]
DTL[7:0]
RESET:
0
1
0
1
0
SCK Baud Rate
System Clock
2
SPBR[7:0]
×
-------------------------------------
=
SPBR[7:0]
System Clock
2
SCK
×
Baud Rate Desired
--------------------------------------------------------------------------
=
PCS to SCK Delay
DSCKL[6:0]
System Clock
------------------------------------
=
相关PDF资料
PDF描述
S1C60N05F0A0100 MICROCONTROLLER, PQFP60
SC3S12P128J0CLHR 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP64
SC3S12P128J0CLH 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP64
SC3S12P128J0CQKR 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP80
S908QY2AD1MDW 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16
相关代理商/技术参数
参数描述
SPMC387-01 制造商:SSDI 制造商全称:Solid States Devices, Inc 功能描述:50 WATT RADIATION HARDENED DC-DC POWER CONVERTER
SPMC68CK338CPV14 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller
SPMC802B 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP)
SPMC802B-C 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP)
SPMC802B-PD03 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP)