- 您现在的位置：买卖IC网 > PDF目录85254 > SPMC16V1CPU20 (MOTOROLA INC) 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SPMC16V1CPU20 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 64/128页 |
| 文件大小： | 571K |
| 代理商： | SPMC16V1CPU20 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页当前第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MOTOROLA
MC68HC16V1
40
MC68HC16V1TS/D
3.5.13 Misaligned Operands
The CPU16 processor uses a basic operand size of 16 bits. An operand is misaligned when it overlaps
a word boundary. This is determined by the value of ADDR0. When ADDR0 = 0 (an even address), the
address is on a word and byte boundary. When ADDR0 = 1 (an odd address), the address is on a byte
boundary only. A byte operand is aligned at any address; a word or long-word operand is misaligned at
an odd address.
The CPU16 can perform misaligned word transfers. The CPU16 treats misaligned long-word transfers
as two misaligned word transfers. Misaligned transfers entail a substantial performance penalty.
3.5.14 Operand Transfer Cases
Address and data buses, which can be either multiplexed or non-multiplexed, and various control sig-
nals, bring about the transfer of data between the EBI and external devices. Signals issued by the bus
master control data movement across the bus within an asynchronous bus structure.
Table 20 is a summary of how operands are aligned for various types of transfers. OPn entries are por-
tions of a requested operand that are read or written during a bus cycle and are defined by SIZE and
ADDR0 for that bus cycle.
Using external logic, the SIZE and ADDR0 signals can be decoded with an active low chip-select to gen-
erate active low upper and lower byte chip-selects for a 16-bit memory block composed of two 8-bit de-
vices. Figure 13 shows a typical circuit.
Figure 13 Upper and Lower Byte Chip-Select Generation
1. There is no way to externally differentiate long word transfers from word transfers. Aligned
long word transfers are treated as two aligned word transfers. Misaligned long word trans-
fers are treated as two misaligned word transfers.
2. “X” indicates that the state of the signal has no effect upon operand alignment.
Table 20 Operand Alignment
Transfer Case1
SIZE
ADDR0
DATA[15:8]
DATA[7:0]
Byte to 8-Bit Port (Even/Odd)
X2
0/1
OP0
—
Byte to 16-Bit Port (Even)
1
0
OP0
—
Byte to 16-Bit Port (Odd)
1
—
OP0
Word to 8-Bit Port (Aligned/Misaligned)
0/1
OP0
—
Word to 16-Bit Port (Aligned)
0
OP0
OP1
Word to 16-Bit Port (Misaligned)
X
1
—
OP0
UPPER BYTE
CHIP SELECT
16 8/16-BIT DECODE
(DATA [15:8])
ADDR0
LOWER BYTE
CHIP SELECT
(DATA [7:0])
CHIP SELECT
ADDR0
SIZE
CHIP SELECT
相关PDF资料 |
PDF描述 |
|---|---|
| S1C60N05F0A0100 | MICROCONTROLLER, PQFP60 |
| SC3S12P128J0CLHR | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP64 |
| SC3S12P128J0CLH | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP64 |
| SC3S12P128J0CQKR | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP80 |
| S908QY2AD1MDW | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPMC387-01 | 制造商:SSDI 制造商全称:Solid States Devices, Inc 功能描述:50 WATT RADIATION HARDENED DC-DC POWER CONVERTER |
| SPMC68CK338CPV14 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller |
| SPMC802B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD03 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP) |
发布紧急采购，3分钟左右您将得到回复。