
MOTOROLA
MC68HC16V1
58
MC68HC16V1TS/D
When read, the port G pin data register reflects the current state of the port G pins, regardless of wheth-
er the pins are configured as inputs or outputs. Writes have no effect.
Port G data direction register bits control the direction of the port G pin drivers when the pins are con-
figured as I/O pins. When any bit in this register is set to one, the corresponding pin is configured as an
output. When any bit in this register is cleared to zero, the corresponding pin is configured as an input.
Reset clears all bits to zero.
The port H output data register latches the data to be driven on the port H output pins. When read, this
register always reflects the current state of the data latches. Power-on reset can change the state of
these latches. All other sources of reset have no effect.
When read, the port H pin data register reflects the current state of the port H pins, regardless of wheth-
er the pins are configured as inputs or outputs. Writes have no effect.
Port H data direction register bits control the direction of the port H pin drivers when the pins are con-
figured as I/O pins. When any bit in this register is set to one, the corresponding pin is configured as an
output. When any bit in this register is cleared to zero, the corresponding pin is configured as an input.
Reset clears all bits to zero.
PORTGP — Port G Pin Data Register
$YFFA2A
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PGP7
PGP6
PGP5
PGP4
PGP3
PGP2
PGP1
PGP0
PORTHP
RESET:
CURRENT STATE OF CORRESPONDING PINS
DDRG — Port G Data Direction Register
$YFFA2C
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DDG7
DDG6
DDG5
DDG4
DDG3
DDG2
DDG1
DDG0
DDRH
RESET:
0
PORTH — Port H Output Data Register
$YFFA29
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PORTG
PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
RESET:
U
PORTHP — Port H Pin Data Register
$YFFA2B
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PORTGP
PHP7
PHP6
PHP5
PHP4
PHP3
PHP2
PHP1
PHP0
RESET:
CURRENT STATE OF CORRESPONDING PINS
DDRH — Port H Data Direction Register
$YFFA2D
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DDRG
DDH7
DDH6
DDH5
DDH4
DDH3
DDH2
DDH1
DDH0
RESET:
0