- 您现在的位置：买卖IC网 > PDF目录85254 > SPMC16V1CPU20 (MOTOROLA INC) 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SPMC16V1CPU20 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 69/128页 |
| 文件大小： | 571K |
| 代理商： | SPMC16V1CPU20 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页当前第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MC68HC16V1
MOTOROLA
MC68HC16V1TS/D
45
After 512 cycles have elapsed, the reset input pin goes to an inactive, high-impedance state for 10 cy-
cles. At the end of this 10-cycle period, the RESET input is tested. When the input is at logic level one,
reset exception processing begins. If, however, the RESET input is at logic level zero, the reset control
logic drives the pin low for another 512 cycles. At the end of this period, the pin again goes to high-
impedance state for 10 cycles, then it is tested again. The process repeats until RESET is released.
3.6.5 Power-On Reset
When the SLIM clock synthesizer is used to generate system clocks, power-on reset involves special
circumstances related to application of system and clock synthesizer power. When fast or slow refer-
ence mode is selected, voltage must be applied to the clock synthesizer power input pin (VDDSYN) for
the MCU to operate. The following discussion assumes that, to minimize crystal start-up time, VDDSYN
is applied before and during reset. When VDDSYN is applied at power-on, start-up time is affected by
specific crystal parameters and by oscillator circuit design. VDD ramp-up time also affects pin state dur-
ing reset.
During power-on reset, an internal circuit in the SLIM drives the IMB internal and external RESET lines.
The circuit releases the internal RESET line as VDD ramps up to the minimum specified value, and SLIM
pins are initialized. When VDD reaches minimum value, the clock synthesizer VCO begins operation,
and clock frequency ramps up to limp mode frequency. The external RESET signal remains asserted
until the clock synthesizer PLL locks and 512 CLKOUT cycles elapse.
The SLIM clock synthesizer provides clock signals to the other MCU modules. After the clock is running
and the internal RESET signal is asserted for four clock cycles, these modules reset. VDD ramp time
and VCO frequency ramp time determine how long the four cycles take. Worst case is approximately
15 milliseconds. During this period, module port pins may be in an indeterminate state. While input-only
pins can be put in a known state by means of external pull-up resistors, external logic on input/output
or output-only pins must condition the lines during this time. Active drivers require high-impedance buff-
ers or isolation resistors to prevent conflict.
3.6.6 Use of Three-State Control
When the three state control (TSC) input is asserted simultaneously with the RESET pin, the MCU plac-
es all output drivers in an inactive, high-impedance state. The signal must remain asserted for 10 clock
cycles for drivers to change state.
When using TSC during power-up reset, note the following constraints:
When the internal PLL clock synthesizer is used, synthesizer ramp-up time affects how long the
10 cycles take. Worst case is approximately 20 milliseconds from TSC assertion.
When an external clock signal is applied, pins go to a high-impedance state as soon as 10 clock
pulses have been applied to the EXTAL pin after TSC assertion.
NOTE
When TSC assertion takes effect, internal signals are forced to values that can
cause inadvertent mode selection. Once the output drivers change state, the MCU
must be powered down and restarted before normal operation can resume.
3.7 Interrupts
Interrupt recognition and servicing involve complex interaction between the central processing unit, the
SLIM, and a device or module requesting interrupt service.
The CPU16 provides for seven levels of interrupt priority (1–7), seven automatic interrupt vectors, and
200 assignable interrupt vectors. All interrupts with priorities less than seven can be masked by the in-
terrupt priority (IP) field in the condition code register. The CPU16 handles interrupts as a type of asyn-
chronous exception.
相关PDF资料 |
PDF描述 |
|---|---|
| S1C60N05F0A0100 | MICROCONTROLLER, PQFP60 |
| SC3S12P128J0CLHR | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP64 |
| SC3S12P128J0CLH | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP64 |
| SC3S12P128J0CQKR | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP80 |
| S908QY2AD1MDW | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPMC387-01 | 制造商:SSDI 制造商全称:Solid States Devices, Inc 功能描述:50 WATT RADIATION HARDENED DC-DC POWER CONVERTER |
| SPMC68CK338CPV14 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller |
| SPMC802B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD03 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-pin General Purpose Microcontroller (OTP) |
发布紧急采购，3分钟左右您将得到回复。