参数资料
| 型号： | ADP1046ACPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 41/92页 |
| 文件大小： | 0K |
| 描述： | IC DGTL CTRLR 32LFCSP |
| 标准包装： | 5,000 |
| 应用： | 电源 |
| 输入电压： | 0 V ~ 1.6 V |
| 电源电压： | 3 V ~ 3.6 V |
| 电流 - 电源： | 20mA |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-WQ（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
Data Sheet
EEPROM
The ADP1046 has a built-in EEPROM controller that is used
to communicate with the embedded 8K × 8-byte EEPROM.
The EEPROM, also called Flash?/EE, is partitioned into two
major blocks: the INFO block and the main block. The INFO
block contains 128 8-bit bytes (for internal use only), and the
main block contains 8K 8-bit bytes. The main block is further
partitioned into 16 pages, each page containing 512 bytes.
OVERVIEW
The EEPROM controller provides an interface between the
ADP1046 core logic and the built-in Flash/EE. The user can
control data access to and from the EEPROM through this
controller interface. Different I 2 C commands are available for
the different operations to the EEPROM.
Communication is initiated by the master device sending a
command to the I 2 C slave device to access data from or send
data to the EEPROM. Using read and write commands, data is
transferred between devices in a byte-wide format. Using a read
command, data is received from the EEPROM and transmitted
to the master device. Using a write command, data is received
from the master device and stored in the EEPROM through the
EEPROM controller. Send commands are also supported, in
which case the command is executed by the slave device upon
receiving the stop bit. The stop bit is the last bit in a complete
data transfer, as defined in the I 2 C communication protocol.
For a complete description of the I 2 C protocol, see the Philips
I 2 C Bus Specification , Version 2.1, dated January 2000.
PAGE ERASE OPERATION
The main block consists of 16 equivalent pages of 512 bytes each,
numbered Page 0 to Page 15. Page 0 and Page 1 of the main block
are reserved for storing the default settings and user settings,
respectively. The user cannot perform a page erase operation
ADP1046
The EEPROM allows erasing of whole pages only; therefore,
to change the data of any single byte in a page, the entire page
must first be erased (set high) for that byte to be writable.
Subsequent writes to any bytes in that page are allowed as long
as that byte has not been written to a logic low previously.
READ OPERATION (BYTE READ AND BLOCK READ)
Read from Main Block, Page 0 and Page 1
Page 0 and Page 1 of the main block are reserved for storing the
default settings and user settings, respectively, and are intended
to prevent third-party access to this data. To read from Page 0 or
Page 1, the user must first unlock the EEPROM (see the Unlock
and Page 1 are readable using the EEPROM_DATA_xx commands,
section. Note that when the EEPROM is locked, a read from
Page 0 or Page 1 returns invalid data.
Read from Main Block, Page 2 to Page 15
Data in Page 2 to Page 15 of the main block is always readable,
even with the EEPROM locked. The data in the EEPROM main
block can be read one byte at a time or in multiple bytes in series
using the EEPROM_DATA_xx commands (Register 0x8B to
Register 0x9A).
Before executing this command, the user must program the
number of bytes to read using the EEPROM_NUM_RD_BYTES
command (Register 0x86). The user can also program the offset
from the page boundary where the first read byte is returned using
the EEPROM_ADDR_OFFSET command (Register 0x85).
In the following example, three bytes from Page 4 are read from
the EEPROM, starting from the fifth byte of that page.
1. Set the number of return bytes = 3.
S
on Page 0 or Page 1. Page 2 and Page 3 are reserved for internal
use, and their contents should not be erased.
7-BIT SLAVE
ADDRESS
= MASTER-TO-SLAVE
W
A
0x86
A
0x03
A
P
Only Page 4 to Page 15 of the main block should be used to store
data. To erase any page from Page 4 to Page 15, the EEPROM
2.
= SLAVE-TO-MASTER
Set address offset = 5.
must first be unlocked for access. For instructions on how to
unlock the EEPROM, see the Unlock the EEPROM section.
S
7-BIT
SLAVE
ADDRESS
W
A
0x85
A
0x05
A
0x00
A
P
Page 4 to Page 15 of the main block can be individually erased
using the EEPROM_PAGE_ERASE command (Register 0x87).
For example, to perform a page erase of Page 10, execute the
following command:
3.
= MASTER-TO-SLAVE
= SLAVE-TO-MASTER
Read three bytes from Page 4.
7-BIT
S SLAVE W A 0x8F
ADDRESS
A
Sr
7-BIT
SLAVE
ADDRESS
R
A
S
7-BIT SLAVE
ADDRESS
W
A
COMMAND
CODE
A
DATA
BYTE
A
P
= MASTER-TO-SLAVE
BYTE
COUNT = 0x03
A
DATA
BYTE 1
A
...
DATA
BYTE 3
NA
P
= SLAVE-TO-MASTER
Figure 54. Example Erase Command
In this example, command code = 0x87 and data byte = 0x0A.
Note that it is necessary to wait at least 35 ms for the page erase
operation to complete before executing the next I 2 C command.
= MASTER-TO-SLAVE
= SLAVE-TO-MASTER
Note that the block read command can read a maximum of
256 bytes for any single transaction (set the number of return
bytes = 0).
Rev. B | Page 41 of 92
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1111ANZ-12 | IC REG BUCK BST INV 12V .2A 8DIP |
| ADP121-ACBZ12R7 | IC REG LDO 1.2V .15A 4WLCSP |
| ADP122AUJZ-2.9-R7 | IC REG LDO 2.9V .3A 5TSOT |
| ADP124ARHZ-2.85-R7 | IC REG LDO 2.85V .5A 8MSOP |
| ADP130AUJZ-2.5-R7 | IC REG LDO 2.5V .35A TSOT-23-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1046ADC1-EVALZ | 功能描述:电源管理IC开发工具 RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| ADP1046AWACPZ-R7 | 功能描述:Power Supply Controller Power Supplies 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:有效 应用:电源 电压 - 输入:0 V ~ 1.6 V 电压 - 电源:3 V ~ 3.6 V 电流 - 电源:20mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:32-LFCSP-WQ（5x5） 标准包装:1 |
| ADP1046DC1-EVALZ | 功能描述:BOARD EVAL DAUGHTERCARD ADP1046 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| ADP1047 | 制造商:AD 制造商全称:Analog Devices 功能描述:Digital Power Factor Correction Controller |
| ADP1047-300-EVALZ | 制造商:Analog Devices 功能描述:ANAADP1047-300-EVALZ 300W EVALUATION BOA 制造商:Analog Devices 功能描述:EVAL DIGITAL PFC CONTROLLER 300W 制造商:Analog Devices 功能描述:ADP1047, PFC CNTLR, 300W, EVAL KIT |
发布紧急采购，3分钟左右您将得到回复。