参数资料
型号: ADP1046ACPZ-RL
厂商: Analog Devices Inc
文件页数: 57/92页
文件大小: 0K
描述: IC DGTL CTRLR 32LFCSP
标准包装: 5,000
应用: 电源
输入电压: 0 V ~ 1.6 V
电源电压: 3 V ~ 3.6 V
电流 - 电源: 20mA
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 32-WFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-WQ(5x5)
包装: 带卷 (TR)
Data Sheet
ADP1046
Bits
2
Bit Name
Volt-second balance
modulation
R/W
R/W
Description
This bit specifies the maximum amount of modulation from volt-second balance.
0 = ±80 ns maximum.
1 = ±160 ns maximum.
[1:0]
Volt-second balance
gain setting
R/W
These bits set the gain of the volt-second balance circuit. The gain can be changed by a factor of
64. When these bits are set to 00, it takes approximately 700 ms to achieve volt-second balance.
When these bits are set to 11, it takes approximately 10 ms to achieve volt-second balance.
Bit 1
0
0
1
1
Table 41. Register 0x29—Share Bus Bandwidth
Bit 0
0
1
0
1
Volt-Second Balance Gain
1
4
16
64
Bits
[7:5]
4
Bit Name
Reserved
Bit stream
R/W
R/W
R/W
Description
Reserved.
1 = the current sense ADC reading is output on the SHAREo pin. This bit stream can be used for
analog current sharing.
0 = the digital share bus signal is output on the SHAREo pin. This signal can be used for digital
current sharing.
3
Current share
R/W
1 = Reserved.
0 = CS2 reading used for current share.
[2:0]
Share bus bandwidth
R/W
These bits determine the amount of bandwidth dedicated to the share bus. The value 000 is
the lowest possible bandwidth, and the value 111 is the highest possible bandwidth.
The slave moves up 1 LSB for every share bus transaction (8 data bits plus start and stop bits).
The master moves down x LSBs per share bus transaction, where x is the share bus register
setting 0x2A[7:4].
0 = divide LSB by 16, that is, 1 LSB = 24 μV/16
1 = divide LSB by 8
2 = divide LSB by 4
3 = divide LSB by 2
4 = nominal
5 = multiply LSB by 2
6 = multiply LSB by 4
7 = multiply LSB by 8
8 = multiply LSB by 16
Table 42. Register 0x2A—Share Bus Setting
Bits
[7:4]
[3:0]
Bit Name
Number of bits
dropped by master
Bit difference between
master and slave
R/W
R/W
R/W
Description
These bits determine how much a master device reduces its output voltage to maintain
current sharing.
These bits determine how closely a slave tries to match the current of the master device. The
higher the setting, the larger the voltage difference that satisfies the current sharing criteria.
Table 43. Register 0x2B—Temperature Gain Trim
Bits
7
Bit Name
Gain polarity
R/W
R/W
Description
1 = negative gain is introduced.
0 = positive gain is introduced.
[6:0]
Gain trim
R/W
This register calibrates the RTD ADC gain. It calibrates for errors in the ADC.
Rev. B | Page 57 of 92
相关PDF资料
PDF描述
ADP1111ANZ-12 IC REG BUCK BST INV 12V .2A 8DIP
ADP121-ACBZ12R7 IC REG LDO 1.2V .15A 4WLCSP
ADP122AUJZ-2.9-R7 IC REG LDO 2.9V .3A 5TSOT
ADP124ARHZ-2.85-R7 IC REG LDO 2.85V .5A 8MSOP
ADP130AUJZ-2.5-R7 IC REG LDO 2.5V .35A TSOT-23-5
相关代理商/技术参数
参数描述
ADP1046ADC1-EVALZ 功能描述:电源管理IC开发工具 RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
ADP1046AWACPZ-R7 功能描述:Power Supply Controller Power Supplies 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包装:剪切带(CT) 零件状态:有效 应用:电源 电压 - 输入:0 V ~ 1.6 V 电压 - 电源:3 V ~ 3.6 V 电流 - 电源:20mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘,CSP 供应商器件封装:32-LFCSP-WQ(5x5) 标准包装:1
ADP1046DC1-EVALZ 功能描述:BOARD EVAL DAUGHTERCARD ADP1046 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
ADP1047 制造商:AD 制造商全称:Analog Devices 功能描述:Digital Power Factor Correction Controller
ADP1047-300-EVALZ 制造商:Analog Devices 功能描述:ANAADP1047-300-EVALZ 300W EVALUATION BOA 制造商:Analog Devices 功能描述:EVAL DIGITAL PFC CONTROLLER 300W 制造商:Analog Devices 功能描述:ADP1047, PFC CNTLR, 300W, EVAL KIT