- 您现在的位置：买卖IC网 > PDF目录16077 > IPR-SDRAM/DDR2 (Altera)IP DDR2 SDRAM CONTROLLER RENEW PDF资料下载
参数资料
| 型号： | IPR-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 23/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Chapter 2: Getting Started
MegaWizard Plug-In Manager Design Flow
1
2–13
You must enter suitable values for the pin loading, because the values affect
timing. Unsuitable values may lead to inaccurate timing analysis.
17. Enter the board trace delays. These delays are used by the timing analysis and to
configure the datapath.
1
You must accurately set the board trace delays for your system to work in
hardware.
18. Click Show Timing Estimates , at any time in the parameterize screen ), to see the
results of the system timing analysis.
19. Click the Project Settings tab.
f
20. Enter the pin name of the clock driving the memory (+); enter the pin name of the
clock driving the memory (–). IP Toolbench suggests the name for the fed-back
clock input, but you can edit this name if you wish.
1
1
The pin names must end in [0] , even if you have more than one clock pair.
Only change the suggested clock pin names, if you have edited the clock
pin names in the top-level design file. Changing the clock pin names
changes the names of the clock outputs and fed-back clock in the example
top-level design.
21. Ensure Update the example design file that instantiates the controller variation
is turned on, for IP Toolbench to automatically update the example design and the
testbench.
22. Altera recommends that you turn on Automatically apply datapath-specific
contraints to the Quartus II project and Automatically verify datapath-specific
timing in the Quartus II project , so that the Quartus II software automatically
runs these scripts when you compile the example design.
23. Turn off Update the example design PLLs , if you have edited the PLL and you do
not want the wizard to regenerate the PLL when you regenerate the variation.
24. The constraints script analyzes and elaborates your design to automatically extract
the hierarchy to your variation. To prevent the constraints script analyzing and
elaborating your design, turn on Enable hierarchy control , and enter the correct
hierarchy path to your variation. The hierarchy path is the path to the datapath in
1
The constraints apply to the datapath (rather than the controller) so that if
you replace the controller logic with your own controller, the add
constraints script is still valid. So, if you maintain the entity and instance
names, the Quartus II software will correctly add the constraints to your
design.
? March 2009
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| GEM31DTBN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBH-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBD-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTAN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| 10YXJ2200M10X20 | CAP ALUM 2200UF 10V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-RSENC | 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SLITE2 | 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。